





# QUARTUS II使用说明





## New Project Wizard: Directory, Name, and Top-Level Entity [page 1 of 6]

What is the working directory for this project? This directory will contain design files associated with this project. If you type a directory name that does not exist, Quartus II

d:/fpga/dec38

...

What is the name of this project? If you wish, you can use the name of the project's top-level entity.

dec38

...

What is the name of the top-level entity for your project? Entity names are case sensitive and must exactly match that of

dec38

...

Back

Next

Finish

取消

## New Project Wizard: Add Files [page 2 of 6]



Select the design files and software source files you want to include in your project. Click Add All to add all design files and software  
Note: it is optional to add files here unless you have design files not contained in the project directory, or files in which the file name is

File name	Type

Add...

Add All

Remove

Properties

Up

Down

If your project includes libraries of custom functions, specify their pathnames:

User Library  
Pathnames

点击NEXT

Back

Next

Finish

取消

## New Project Wizard: EDA Tool Settings [page 3 of 6]

Specify the other EDA tools -- in addition to the Quartus II software -- that you will use on this project.

### EDA

Tool type	Tool name
Design entry/synthesis	LEONARDOSPECTRUM-ALTERA (LEVEL 1)
Simulation	<None>
Timing analysis	<None>
Board-level	<None>
Formal verification	<None>
Resynthesis	<None>

### Tool settings

Tool      Design entry/synthesis

Tool      LeonardoSpectrum-Altera (Level 1)

☐ Run this tool automatically to synthesize the current design

Settings...

Advanced

点击NEXT

Back

Next

Finish

取消



New Project Wizard: Device Family [page 4 of 6]



Which device family do you wish to target?

Family

Do you want to assign a specific

☒ Yes

☐ No, I want to allow the Compiler to choose a d:

点击NEXT

Back

Next

Finish

取消

## New Project Wizard: Select a Target Device [page 5 of 6]



Use the Filters settings to control the devices that are displayed in the "Available devices" list. Select a device in the list, and

Available

EP1C3T100C6  
EP1C3T144C6  
EP1C4F324C6  
EP1C4F400C6  
EP1C6F256C6  
EP1C6Q240C6  
EP1C6T144C6  
EP1C12F256C6  
EP1C12F324C6  
EP1C12Q240C6  
EP1C20F324C6  
EP1C20F400C6

Filters

Package:

Any

Pin

Any

Speed

Fastest

Voltage

1.5V

点击NEXT

Back

Next

Finish

取消

## New Project Wizard: Summary [page 6 of 6]

When you click Finish, your project will be created with the following settings:

### Project

d:/fpga/dec38/

Project dec38

Top-level design dec38

Number of files 0

Number of user libraries 0

### EDA tools:

Design LEONARDOSPECTRUM-ALTERA (LEVEL 1)

Simulation <None>

Timing analysis: <None>

Board design: <None>

### Device assignments:

Family Cyclone

Device: EP1C3T100C6

点击结束



Back


Next


Finish

取消










Quartus II - d:/fpga/dec38/dec38 - dec38

File Edit View Project Assignments Processing Tools Window Help



Entity

Compilation Hiera...

dec38

顶层文件的实体名  
必须和工程名一致

dec38.vhd

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use ieee.std_logic_unsigned.all;
4
5 entity dec38 is
6     port (
7         a: in STD_LOGIC;
8         b: in STD_LOGIC;
9         c: out STD_LOGIC_VECTOR (3 downto 0)
10    );
11 end dec38;
12
13 architecture Untitled_arch of dec38 is
14     signal aa:std_logic_vector (1 downto 0);
15     begin
16     aa<=a&b;
17     process (aa)
18     begin
19         case aa is
```

Module

Progress %

Time

267  
268

ab/

## 保存为

保存在 (I):

dec38

db

文件名 (N):

dec38

保存类型 (T):

VHDL File (\*.vhd;\*.vhd1)



Add file to current project


保存 (S)

取消

保存源文件

Quartus II - d:/fpga/dec38/dec38 - dec38

File Edit View Project Assignments Processing Tools Window Help



Start Compilation

点击编译图  
标,开始编译

Entity

Compilation Hiera...

dec38

dec38.vhd

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4
5 entity dec38
6     port (
7         a: in STD_LOGIC;
8         b: in STD_LOGIC;
9         c: out STD_LOGIC_VECTOR (3 downto 0)
10    );
11 end dec38;
12
13 architecture Untitled_arch of dec38 is
14     signal aa:std_logic_vector (1 downto 0);
15 begin
16     aa<=a&b;
17     process (aa)
18     begin
19         case aa is
```

Module

Progress %

Time

在编译过程中如果有错会给出错误提示,否则  
显示编译成功

The screenshot displays the Quartus II interface during a successful compilation. A 'dec38 Compilation Report' window is open, showing a 'Flow Summary' with the following details:



- Flow Status: Successful - Thu Apr 10 09:49
- Revision Name: dec38
- Top-level Entity Name: dec38
- Device: Cyclone EP1C3T100C6
- Logic elements: 4 / 2,910 (< 1 %)
- Pins: 6 / 65 (9 %)
- Memory bits: 0 / 59,904 (0 %)
- PLLs: 0 / 1 (0 %)

A 'Quartus II' dialog box is overlaid on the report, displaying the message 'Full compilation was successful' with an information icon and a '确定' (OK) button.

The background interface includes a project hierarchy on the left with 'Entity' and 'dec38' listed. At the bottom, a progress table shows the status of various compilation steps:

Module	Progress %	Time
Full Compilation	100 %	00:00
Analysis & Synthesis	100 %	00:00
Fitter	100 %	00:00
Assembler	100 %	00:00
Timing Analyzer	100 %	00:00


# 创建波形文件(还是创建一个新文件,并选择类型)




选中波形文件,点击OK



# 一个空的波形文件被建立




按快捷键Alt+1,弹出如下窗口,按图中所示设置好后,点击List.所有端口信号会被列出来.




The screenshot shows a software window with a search interface. At the top, there is a 'Named:' field with a dropdown arrow, followed by a 'Filt' field containing 'Pins: all' with a dropdown arrow. This 'Filt' field is highlighted with a red rectangular box. To the right of the 'Filt' field are two buttons: 'Customize...' and 'List'. Below these is a 'Look' field containing 'dec38' and a button with three dots. To the right of the 'Look' field is a checkbox labeled 'Include subentit' which is checked, and a 'Stop' button. A magnifying glass icon is located to the right of the 'List' button. Below the search fields is a section labeled 'Nodes Found:' containing a table with four columns: 'Name', 'Assignments', 'Type', and 'Creator'. The table is currently empty.


Name	Assignments	Type	Creator
------	-------------	------	---------

如图，将输入输出信号拖动到波形文件窗口






给输入信号添加激励。如图按住鼠标左键不放，拖动一定距离，再将鼠标放在图中的浅兰色区域双击左键，这时会弹出一个窗口，在该窗口中输入波形值（位数据输入0或1，位矢量输二进制序列）并点击OK。




这时就给A端口加上了一段高电平，依此方法给所有的输入都加上指定激励。




将输入的激励都加上以后，保存该波形文件

# 在菜单中选择Tools->Simulator Tool



选择仿真类型(Functional),并创建功能仿真网表(点击绿色箭头所指按钮)

功能仿真




此处应为刚才保存的波形文件






# 功能仿真




网表创建完后点击Start运行,运行完成后关闭此窗口.




# 功能仿真

点击此处, 开始仿真




运行结束后会弹出功能仿真的波形报告,观察仿真波形并验证



在菜单中选择Tools->Simulator Tool弹出下面的窗口, 改变仿真类型(选Timing), 点击Start运行. 运行结束后, 关闭该窗口.




时序仿真




点击此处, 开始时序仿真

时序仿真



得到时序仿真波形。



比较时序仿真的波形和功能仿真波形有什么不同