


QUARTUS II使用说明



New Project Wizard: Directory, Name, and Top-Level Entity [page 1 of 6] What is the work 输入工程路径 This directory will contain design f ssociated with this project. If you type a directory name that does not exist. Quartus II d:/fpga/dec38 What is the name of this project? If you wish, you can use the name of the project's top-level entity. |dec38|

mnat is the rare case sens 名,必须一样 What is the p

入工程名和实体

your project? Entity names ust exactly match that of

dec38

X

Back

Next

Finish

Select the design files and software source files you want to include in your project. Click Add All to add all design files and software Note: it is optional to add files here unless you have design files not contained in the project directory, or files in which the file name is

File name	Туре	<u>Add</u>
		Add A <u>1</u> 1
		<u>R</u> emove
		Properties
		<u>У</u> р
		<u>D</u> own

If your project includes libraries of custom functions, specify their pathnames:

U<u>s</u>er Library Pathnames

点击NEXT

Back

Next

Finish

Specify the other EDA tools -- in addition to the Quartus II software -- that you will use on this project.

EDA

Tool type	Tool name	-
Design entry/synthesis	LEONARDOSPECTRUM-ALTERA (LEVEL 1)	
Simulation	(None>	
Timing analysis	(None>	
Board-level	(None>	
Formal verification	<none></none>	
Resynthesis	(None>	-

-Tool settings		
_	Design entry/synthesis	
Tool	LeonardoSpectrum-Altera (Level 1)	<u> </u>
Run this t	ool automatically to synthesize the	Settings
current de		Advanced

点击NEXT

Back

Next

Finish

New Project Wizard: Device Family [page 4 of 6]

×

Which device family do you wish to target?

Family Cyclone

₹

Do you want to assign a specific

- \odot Yes
- No, I want to allow the Compiler to choose a de

点击NEXT

Back

Mext

Finish

Use the Filters settings to control the devices that are displayed in the "Available devices" list. Select a device in the list, and

Available

EP1C3T100C6 EP1C3T144C6 EP1C4F324C6 EP1C4F400C6 EP1C6F256C6 EP1C6Q240C6 EP1C6T144C6 EP1C12F256C6 EP1C12F324C6 EP1C12Q240C6 EP1C2OF30C6

-Filters-	
Package:	Any
Pin	Any
<u>S</u> peed	Fastest 🔻
Voltage	1.5V

点击NEXT

Back Next Finish

```
When you click Finish, your project will be created with the following settings:
```

Project

d:/fpga/dec38/

Project dec38

Top-level design dec38

Number of files

Number of user libraries 0

EDA tools:

Design LEONARDOSPECTRUM-ALTERA (LEVEL 1)

Simulatio (None)

Timing analysis: (None)

Board design: None>

Device assignments:

Family Cyclone


Device: EP1C3T100C6


点击结束


Back


Next


Finish
















在编译过程中如果有错会给出错误提示,否则显示编译成功




创建波形文件(还是创建一个新文件,并选择类型)




一个空的波形文件被建立




按快捷键Alt+1,弹出如下窗口,按图中所示设置好后,点击List.所有端口信号会被列出来。




如图,将输入输出信号拖动到波形文件窗口






给输入信号添加激励。如图按住鼠标左键不放,拖动一定距离,再将鼠标放在图中的浅兰色区域双击左键,这时会弹出一个窗口,在该窗口中输入波形值(位数据输入O或1,位矢量输二进制序列)并点击OK。




这时就给A端口加上了一段高电平,依此方法给所有的输入都加上指定激励。




将输入的激励都加上以后,保存该波形文件

在菜单中选择Tools->Simulator Tool



选择仿真类型(Functional),并创建功能仿真网表(点击绿色荐头所指按钮)





此处应为刚才保 存的波形文件


Simulator Tool			
Simulation Functional • erate Functional Simulation Netl			
Simulation D:/fpga/dec38/dec38.vwf			
Simulation period			
€ Run simulation until all vector stim			
C End simulation 100 ns			
Simulation options Automatically add pins to simulation output			
Check output: Setup and hold time violation de			
Glitch detecti 1.0 ns			
Overwrite simulation input file with simu			
100 %			
00:00:01			
Start Stop Open Report			

网表创建完后点击Start运行,运行完成后关闭此窗口.


点击此处,开始仿真



运行结束后会弹出功能仿真的波形报告,观察仿真波形并验证




在菜单中选择Tools->Simulator Tool弹出下面的窗口,改变仿真类型(选Timing), 点击Start运行.运行结束后,关闭该窗口.



点击此处,开始时序仿真



得到时序仿真波形.



比较时序仿真的波形和功能仿真波形有什么不同