Verilog HDL电路设计指导书

(仅供内部使用)

文档作者:	verilog group	日期:	/ /
项目经理:		日期:	1 1
研究部:		日期:	1 1
总体组:		日期:	1 1
文档管理员:		日期:	/ /



深圳市华为技术有限公司

版权所有 不得复制

修订记录

日期	修订版本	描述	作者
2000/04/04	1.00	初稿完成	Verilog_group



目 录

1典型电路的设计		. 4
1.1全加器的设计		
1.2数据通路:		
1.2.1四选一的多路选择器		. 4
1.2.2译码器		
1.2.3优先编码器		
1.3计数器		
1.4算术操作		
1.5逻辑操作		
1.6移位操作		
1.7时序器件		
1.7.1上升沿触发的触发器		
1.7.2带异步复位、上升沿触发的触发器		
1.7.3带异步置位、上升沿触发的触发器		
1.7.4带异步复位和置位、上升沿触发的触发器	• •	11
1.7.5带同步复位、上升沿触发的触发器		
1.7.6带同步置位、上升沿触发的触发器		
1.7.7带异步复位和时钟使能、上升沿触发的触发器		13
1.8ALU		
1.9有限状态机(FSM)的设计		
1.9.1概述		
1.9.2One-hot 编码		19
1.9.3Binary 编码	• •	
2常用电路设计		
2.1CRC校验码产生器的设计		
2.1.1概述		
2.1.2CRC校验码产生器的分析与硬件实现		26
2.1.3并行CRC-16校验码产生器的Verilog HDL编码		
2.1.4串行CRC-16校验码产生器的Verilog HDL编码		
2.1随机数产生电路设计		31
2.1.1概述		
2.1.1伪随机序列发生器的硬件实现		
2.1.28位伪随机序列发生器的Verilog HDL编码		31
2.2双端口RAM仿真模型		
2.3同步FIFO的设计		34
2.3.1功能描述		34
2.3.2设计代码		34
2.4异步FIFO设计		38
2.4.1概述		
2.4.2设计代码		



关键词:

摘 要:

缩略语清单:

参考资料清单						
名称	作者	编号	发布日期	查阅地点或渠道		

1 典型电路的设计

在本章节中,主要讲述触发器、锁存器、多路选择器、解码器、编码器、饱和/非饱和计数器、FSM等常用基本电路的设计。如果你是初学者,我们建议你从典型电路学起,如果你已经非常熟悉电路设计,我们建议你从第2章看起。

1.1 全加器的设计

Filename : fulladd.v

Author : Verilog_gruop

Description : Example of a one-bit full add.

Revision : 2000/02/29

Company : Verilog_group

module FULLADDR(Cout, Sum, Ain, Bin, Cin);

input Ain, Bin, Cin;

output Sum, Cout;

wire Sum;

wire Cout;

assign $Sum = Ain ^ Bin ^ Cin;$

assign Cout = (Ain & Bin) | (Bin & Cin) | (Ain & Cin);

endmodule

1.2 数据通路:

1.2.1 四选一的多路选择器



```
Filename
                         mux.v
      Author
                         Verilog gruop
      Description
                         Example of a mux4-1.
                         2000/02/29
      Revision
      Company
                         Verilog group
module MUX( C,D,E,F,S,Mux_out);
input
            C,D,E,F;
                         //input
            S;
                         //select control
input
      [1:0]
                         //result
output
            Mux out;
reg Mux_out;
//mux
always@(C or D or E or F or S)
begin
      case (S)
      2'b00 : Mux out = C;
      2'b01 : Mux_out = D;
      2'b10 : Mux_out = E;
      default : Mux_out = F;
      endcase
end
endmodule
1.2.2 译码器
      Filename
                         decode.v
      Author
                         Verilog gruop
                         Example of a 3-8 decoder.
      Description
      Revision
                         2000/02/29
      Company
                         Verilog group
module DECODE(Ain,En,Yout);
                         //enable
input
             En;
      [2:0]
            Ain;
                         //input code
input
output [7:0]
            Yout;
reg [7:0] Yout;
```

```
always@(En or Ain)
     begin
           if(!En)
                 Yout = 8'b0;
           else
                 case (Ain)
                 3'b000 : Yout = 8'b0000_0001;
                 3'b001 : Yout = 8'b0000 0010;
                 3'b010 : Yout = 8'b0000 0100 ;
                 3'b011 : Yout = 8'b0000 1000 ;
                 3'b100 : Yout = 8'b0001 0000 ;
                 3'b101 : Yout = 8'b0010 0000;
                 3'b110 : Yout = 8'b0100 0000;
                 3'b111 : Yout = 8'b1000_0000 ;
                 default : Yout = 8'b0000_0000;
                 endcase
     end
endmodule
1.2.3 优先编码器
Filename
                       Prio-encoder.v
     Author
                       Verilog gruop
     Description
                       Example of a Priority Encoder.
                       2000/02/29
     Revision
                       Verilog group
     Company
module PRIO_ENCODER (Cin, Din, Ein, Fin, Sin, Pout);
input
                 Cin, Din, Ein, Fin;
                                         //input signals
input [1:0]
                                         //input select control
                 Sin;
output
                                         //output select result
                 Pout;
req
                 Pout;
//Pout assignment
always @(Sin or Cin or Din or Ein or Fin)
begin
     if (Sin == 2'b 00)
```



```
Pout = Cin;
      else if (Sin == 2'b01)
            Pout = Din;
      else if (Sin == 2'b10)
            Pout = Ein;
      else
            Pout = Fin;
end
endmodule // module prio_encode
1.3 计数器
      Filename
                        count en.v
      Author
                        Verilog gruop
      Description
                        Example of a counter with enable.
      Revision
                  :
                        2000/02/29
      Company
                        Verilog group
module COUNT_EN(En,Clock,Reset,Out);
parameter
                  Width =8;
                  U_DLY = 1;
parameter
                  Clock, Reset, En;
input
output [Width-1:0]
                  Out;
reg
      [Width-1:0]
                  Out;
always@(posedge Clock or negedge Reset)
      if (!Reset)
            Out
                  <= 8'b0;
      else if (En)
            Out
                  <= #U DLY Out + 1;
```

1.4 算术操作

endmodule

Filename : arithmetic.v

Author : Verilog gruop

Description : Example of a arithmetic include +, -, *, /.

Revision : 2000/02/29



```
Company
                      Verilog_group
module ARITHMETIC (A, B, Q1, Q2, Q3, Q4);
input
     [3:0]
           A, B;
                      //input operator
output [4:0]
           Q1;
                      //output sum, with carry bit
output [3:0]
           Q2;
                      //output sutract result
output [3:0]
           Q3;
                      //output quotion
output [7:0]
           Q4;
                      //product
reg
     [4:0]
           Q1;
reg
     [3:0]
           Q2, Q3;
reg
     [7:0]
           Q4;
//arithmetic operate
always@(A or B)
begin
     Q1 = A + B;
     Q2 = A-B;
     Q3 = A/2;
     Q4 = A*B;
end
endmodule
1.5 逻辑操作
```

Filename relational.v

Author Verilog gruop

Description Example of a relational operate

Revision 2000/02/29

Company Verilog group

module RELATIONAL(A, B,Q1,Q2,Q3,Q4);

A, B; input [3:0] //operator

Q1, Q2, Q3, Q4; //result output

Q1, Q2, Q3, Q4; reg

//compare



```
always@(A or B)
```

begin

Q1 =
$$A > B$$
;

$$Q2 = A < B$$
;

Q3 =
$$A \ge B$$
;

if $(A \leq B)$

$$Q4 = 1;$$

else

$$Q4 = 0$$
;

end

endmodule

1.6 移位操作

Filename : shifter.v

Author : Verilog_gruop

Description : Example of a shifter

Revision : 2000/02/29

Company : Verilog group

module SHIFT (Data, Q1, Q2);

input [3:0] Data;

output [3:0] Q1,Q2;

parameter B = 2;

reg [3:0] Q1, Q2;

always@(Data)

begin

Q1 = Data \ll B;

Q2 = Data >> B;

end

endmodule

1.7 时序器件

一个时序器件(指触发器或锁存器)就是一个一位存储器。锁存器是电平敏感存储器件,触 发器是沿触发存储器件。





触发器也被称为寄存器,在程序中体现为对上升沿或下降沿的探测,VERILOG中采用如下方法表示:

(posedge Clk) ------ 上升沿

(negedge Clk) -----下降沿

下面给出各种不同类型触发器的描述。

1.7.1 上升沿触发的触发器

<u>/************************</u>

Filename : dff.v

Author : Verilog_gruop

Description : Example of a Rising Edge Flip-Flop.

Revision : 2000/03/30

Company : Verilog group

module DFF (Data, Clk, Q);

input Data, Clk;

output Q;

reg Q;

always @ (posedge Clk)

Q <= Data;

endmodule

1.7.2 带异步复位、上升沿触发的触发器

Filename : dff_async_rst.v Author : Verilog_gruop

Description : Example of a Rising Edge Flip-Flop with Asynchronous Reset.

Revision : 2000/03/30

Company : Verilog group

 $module\ DFF_ASYNC_RST\ (Data,\ Clk,\ Reset,\ Q);$

input Data, Clk, Reset;

output Q;

parameter U_DLY =1;



```
reg Q;
```

always @ (posedge Clk or negedge Reset)

if (~Reset)

Q <= #U DLY 1'b0;

else

Q <= #U DLY Data;

endmudule

1.7.3 带异步置位、上升沿触发的触发器

Filename : dff_async_pre.v Author : Verilog gruop

Description : Example of a Rising Edge Flip-Flop with Asynchronous Preset.

Revision : 2000/03/30 Company : Verilog_group

module DFF_ASYNC_PRE (Data, Clk, Preset, Q);

input Data, Clk, Preset;

output Q;

parameter U DLY =1;

reg Q;

always @ (posedge Clk or negedge Preset)

if (~Preset)

Q <= #U DLY 1'b1;

else

Q <= #U DLY Data;

endmudule

1.7.4 带异步复位和置位、上升沿触发的触发器

Filename : dff_async.v Author : Verilog_gruop

Description : Example of a Rising Edge Flip-Flop

with Asynchronous Reset and Preset.

Revision : 2000/03/30

Company : Verilog group



```
module DFF ASYNC (Data, Clk, Reset, Preset, Q);
input
          Data, Clk, Reset, Preset;
output
           Q;
          U DLY = 1;
parameter
reg
           Q;
always @ (posedge Clk or negedge Reset or posedge Preset)
     if (~Reset)
           Q
                <= 1'b0;
     else if (preset)
          Q
                <= 1'b1;
     else
                <= #U DLY Data;
           Q
endmudule
1.7.5 带同步复位、上升沿触发的触发器
Filename
                      dff sync rst.v
     Author
                :
                      Verilog gruop
     Description
                      Example of a Rising Edge Flip-Flop with Synchronous Reset.
                      2000/03/30
     Revision
     Company
                      Verilog group
module DFF_SYNC_RST (Data, Clk, Reset, Q);
          Data, Clk, Reset;
input
output
          Q;
          U DLY = 1;
parameter
          Q;
reg
always @ (posedge Clk )
     if (~Reset)
          Q
                <= #U DLY 1'b0;
     else
                <= #U DLY Data;
           Q
endmudule
```

1.7.6 带同步置位、上升沿触发的触发器



```
Filename
                     dff sync pre.v
     Author
                     Verilog gruop
     Description
                     Example of a Rising Edge Flip-Flop with Synchronous Preset.
     Revision
                     2000/03/30
     Company
                     Verilog group
module DFF SYNC PRE (Data, Clk, Preset, Q);
          Data, Clk, Preset;
input
output
          Q;
          U DLY = 1;
parameter
reg
          Q;
always @ (posedge Clk )
     if (~Preset)
                <= #U_DLY 1'b1;
          Q
     else
          Q
                <= #U DLY Data;
endmudule
1.7.7 带异步复位和时钟使能、上升沿触发的触发器
Filename
                     dff ck en.v
     Author
                     Verilog gruop
     Description
                     Example of a Rising Edge Flip-Flop with Asynchronous Reset
                     and Clock Enable.
                     2000/03/30
     Revision
     Company
                     Verilog group
module DFF CK EN (Data, Clk, Reset, En, Q);
input
          Data, Clk, Reset, En;
output
          Q;
parameter
          U DLY = 1;
          Q;
always @ (posedge Clk or negedge Reset)
     if (~Reset)
          Q
                <= 1'b0;
     else if (En)
```



```
Q = \#U_DLY Data;
```

endmudule

1.8 ALU

```
Filename
                         alu.v
      Author
                         Verilog gruop
                         Example of a 4-bit Carry Look Ahead ALU
      Description
                   :
      Revision
                         2000/02/29
      Company
                         Verilog group
module ALU(A, B, Cin, Sum, Cout, Operate, Mode);
//input signals
input [3:0] A, B;
                         // two operands of ALU
input
            Cin;
                         //carry in at the LSB
input [3:0]
            Operate;
                         //determine f(.) of sum = f(a, b)
            Mode;
                         //arithmetic(mode = 1'b1) or logic operation(mode = 1'b0)
input
                         //result of ALU
output [3:0]
            Sum;
output
            Cout;
                         //carry produced by ALU operation
// carry generation bits and propogation bits.
wire [3:0]
            G, P;
// carry bits;
      [2:0] C;
reg
// function for carry generation:
function gen
 input
                   A, B;
 input
            [1:0] Oper;
 begin
   case(Oper)
    2'b00: gen = A;
    2'b01: gen = A \& B;
    2'b10: gen = A & (\simB);
    2'b11: gen = 1'b0;
   endcase;
 end
endfunction
// function for carry propergation:
function prop
 input
                   A, B;
 input
                  Oper;
            [1:0]
```



```
begin
   case(Oper)
     2'b00: prop = 1;
     2'b01: prop = A | (\simB);
     2'b10: prop = A \mid B;
     2'b11: prop = A;
   endcase;
 end
endfunction
// producing carry generation bits;
assign G[0] = gen(A[0], B[0], Oper[1:0]);
assign G[1] = gen(A[1], B[1], Oper[1:0]);
assign G[2] = gen(A[2], B[2], Oper[1:0]);
assign G[3] = gen(A[3], B[3], Oper[1:0]);
// producing carry propogation bits;
assign P[0] = por(A[0], B[0], Oper[3:2]);
assign P[1] = por(A[1], B[1], Oper[3:2]);
assign P[2] = por(A[2], B[2], Oper[3:2]);
assign P[3] = por(A[3], B[3], Oper[3:2]);
// producing carry bits with carry-look-ahead;
always @(G or P or Cin, Mode)
begin
 if (Mode) begin
   C[0] = G[0] | P[0] & Cin;
   C[1] = G[1] | P[1] & G[0] | P[1] & P[0] & Cin;
   C[2] = G[2] | P[2] & G[1] | P[2] & P[1] & G[0] | P[2] & P[1] & P[0] & Cin;
   Cout = G[3] | P[3] & G[2] | P[3] & P[2] & G[1] | P[3] & P[2] & P[1] & G[0] | P[3] &
           P[2] & P[1] & P[0] & Cin;
  end
  else begin
   C[0] = 1'b0;
   C[1] = 1'b0;
   C[2] = 1'b0;
   Cout = 1'b0:
 end
end
// calculate the operation results;
assign Sum[0] = (\sim G[0] \& P[0]) \land Cin;
assign Sum[1] = (\sim G[1] \& P[1]) \land C[0];
assign Sum[2] = (\sim G[2] \& P[2]) \land C[1];
assign Sum[3] = (\sim G[3] \& P[3]) \land C[2];
```

endmodule

1.9 有限状态机(FSM)的设计



1.9.1 概述

有限状态机(FSM)是一种常见的电路,由时序电路和组合电路组成。设计有限状态机的第一步是确定采用Moore状态机还是采用Mealy状态机。(Mealy型:状态的转变不仅和当前状态有关,而且跟各输入信号有关;Moore型:状态的转变只和当前状态有关)。从实现电路功能来讲,任何一种都可以实现同样的功能。但他们的输出时序不同,所以,在选择使用那种状态机时要根据具体情况而定,在此,把他们的主要区别介绍一下:

- 1. Moore状态机:在时钟脉冲的有限个门延时之后,输出达到稳定。输出会在一个完整的时钟周期内保持稳定值,即使在该时钟内输入信号变化了,输出信号也不会变化。输入对输出的影响要到下一个时钟周期才能反映出来。把输入和输出分开,是Moore状态机的重要特征。
- 2. Mealy状态机:由于输出直接受输入影响,而输入可以在时钟周期的任一时刻变化,这就使得输出状态比Moore状态机的输出状态提前一个周期到达。输入信号的噪声可能会出现在输出信号上。
 - 3. 对同一电路,使用Moore状态机设计可能会比使用Mealy状态机多出一些状态。

根据他们的特征和要设计的电路的具体情况,就可以确定使用那种状态机来实现功能。一旦确定状态机,接下来就要构造状态转换图。现在还没有一个成熟的系统化状态图构造算法,所以,对于实现同一功能,可以构造出不同的状态转换图。但一定要遵循结构化设计。在构造电路的状态转换图时,使用互补原则可以帮助我们检查设计过程中是否出现了错误。互补原则是指离开状态图节点的所有支路的条件必须是互补的。同一节点的任何2个或多个支路的条件不能同时为真。同时为真是我们设计不允许的。

在检查无冗余状态和错误条件后,就可以开始用verilog HDL来设计电路了。




图1 状态机电路逻辑图

在设计的过程中要注意一下方面:

1. full case spec

定义完全状态,即使有的状态可能在电路中不会出现。目的是避免综合出不希望的Latch,因为Latch可能会带来: a. 额外的延时; b. 异步Timing问题

always @(Curr st)

begin






图2 没有采用full-case

```
always @(Curr_st)
begin

case(Curr_st) //synthesis full_case

ST0: Next_st = ST1;

ST1: Next_st = ST2;

ST2: Next_st = ST0;

default: Next_st = ST0;
endcase
```




图3 采用full-case

2. parallel_case spec 确保不同时出现多种状态

end



case({En3, En2, En1})
3'b??1 : Out = In1;
3'b?1? : Out = In2;

3'b1??: Out = In3;

endcase




图4 没采用parallel-case

case({En3, En2, En1}) //synthesis parallel case

3'b??1 : Out = In1;

3'b?1? : Out = In2;

3'b1?? : Out = In3;

endcase




图5 采用parallel-case

3. 禁止使用casex

casex在综合时,认为Z, X为Dont cares, 会导致前仿真和后仿真不一致。如果电路中出现X, 一定要分析是否会传递。

- 4. 推荐在模块划分时,把状态机设计分离出来,便于使用综合根据对状态机优化。
- 5. 在条件表达式或附值语句中,要注意向量的宽度适配。否则,前仿真和后仿真不一致, RTL级的功能验证很难找出问题所在。

下图是一个状态机的状态转换图,在Verilog HDL中我们可以用如下方法设计该状态机。






图4 状态转换图

1.9.2 One-hot 编码

Filename : one_hot_fsm.v

Author : Verilog_gruop

Description : Example of a one-hot encoded state machine.

Revision : 2000/02/29

Company : Verilog_group

 $module\ ONE_HOT_FSM\ (Clock,\ Reset,\ A,\ B,\ C,\ D,\ E,$

Single, Multi, Contig);

input Clock; //system Clock

input Reset; //async Reset, active high

input A, B, C, D, E; //FSM input signals output Single, Multi, Contig; //FSM output signals

//define output signals type

reg Single;
reg Multi;
reg Contig;

// Declare the symbolic names for states

parameter [6:0] // enum STATE_TYPE one-hot

S1 = 7'b0000001,S2 = 7'b0000010,



```
S3
                        = 7'b0000100,
                S4
                        = 7'b0001000,
                S5
                        = 7'b0010000,
                S6
                        = 7'b0100000,
                S7
                        = 7'b1000000;
parameter
                U DLY
                                = 1;
// Declare current state and next state variables
        [2:0]
reg
                Curr_st;
        [2:0]
reg
                Next st;
//Curr_st assignment, sequential logic
always @ (posedge Clock or posedge Reset)
begin
        if (Reset)
          Curr_st
                        \leq S1;
        else
          Curr_st
                        <= #U_DLY Next_st;
end
//combinational logic
always @ (Curr_st or A or B or C or D or D or E)
begin
        case (Curr_st)
                                //full case
       S1:
                begin
                Multi
                                = 1'b0;
                Contig
                                = 1'b0;
                Single
                                = 1'b0;
                if (A & ~B & C)
                Next st
                                = S2;
                else if (A & B & ~C)
                  Next st
                                = S4;
                else
                  Next_st
                                = S1;
                end
       S2:
```



```
begin
         Multi
                         = 1'b1;
         Contig
                         = 1'b0;
         Single
                         = 1'b0;
         if (!D)
         Next\_st
                         = S3;
         else
         Next\_st
                         = S4;
         end
S3:
         begin
         Multi
                         = 1'b0;
         Contig
                         = 1'b1;
         Single
                         = 1'b0;
         if (A \mid D)
         Next\_st
                         = S4;
         else
           Next\_st
                         = S3;
         end
   S4:
         begin
         Multi
                         = 1'b1;
         Contig
                         = 1'b1;
         Single
                         = 1'b0;
         if (A & B & ~C)
                         = S5;
         Next\_st
         else
           Next_st
                         = S4;
         end
   S5:
         begin
         Multi
                         = 1'b1;
         Contig
                         = 1'b0;
         Single
                         = 1'b0;
                         = S6;
         Next\_st
         end
```

S6:



```
begin
            Multi
                         = 1'b0;
            Contig
                         = 1'b1;
            Single
                          = 1'b1;
            if (!E)
              Next st
                         = S7;
            else
              Next st
                         = S6;
            end
        S7:
            begin
            Multi
                         = 1'b0;
            Contig
                         = 1'b1;
            Single
                         = 1'b0;
            if (E)
              Next st
                         = S1;
            else
              Next st
                         = S7;
            end
      endcase
end
endmodule
1.9.3 Binary 编码
Filename
                         binary_fsm.v
      Description
                         Example of a binary encoded state machine.
      Revision
                         2000/02/29
      Company
                         Huawei Ltd.
'timescale 1ns / 10ps
module binary (Clock, Reset, A, B, C, D, E,
         Single, Multi, Contig);
input
            Clock;
                                //system Clock
input
            Reset;
                                //async Reset, active high
            A, B, C, D, E;
input
                                //FSM input signals
output
            Single, Multi, Contig;
                               //FSM output signals
```



```
//define output signals type
                Single;
reg
                Multi;
reg
reg
                Contig;
// Declare the symbolic names for states
parameter
                [2:0]
                                //enum STATE_TYPE binary
                S1
                        = 3'b001,
                S2
                        = 3'b010,
                S3
                        = 3'b011,
                S4
                        = 3'b100,
                S5
                        = 3'b101,
                S6
                        = 3'b110,
                S7
                        = 3'b111;
                U_DLY = 1;
parameter
// Declare current state and next state variables
        [2:0]
reg
                Curr_st;
        [2:0]
reg
                 Next_st;
//Curr_st assignment, sequential logic
always @ (posedge Clock or posedge Reset)
begin
        if (Reset)
          Curr_st
                        \leq S1;
        else
          Curr_st
                        <= #U_DLY Next_st;
end
//combinational logic
always @ (Curr_st or A or B or C or D or D or E)
begin
        case (Curr_st)
                                //full_case
       S1:
                begin
                Multi
                                = 1'b0;
                                = 1'b0;
                Contig
```



```
Single
                         = 1'b0;
        if (A & ~B & C)
         Next_st
                         = S2;
        else if (A & B & ~C)
           Next_st
                        = S4;
        else
           Next_st
                         = S1;
        end
S2:
        begin
        Multi
                         = 1'b1;
        Contig
                         = 1'b0;
        Single
                         = 1'b0;
        if (!D)
        Next\_st
                        = S3;
        else
        Next st
                         = S4;
        end
S3:
        begin
        Multi
                         = 1'b0;
        Contig
                         = 1'b1;
        Single
                         = 1'b0;
        if(A \mid D)
         Next\_st
                         = S4;
        else
           Next_st
                         = S3;
        end
   S4:
        begin
        Multi
                         = 1'b1;
        Contig
                         = 1'b1;
        Single
                         = 1'b0;
        if (A & B & ~C)
        Next\_st
                         = S5;
        else
           Next_st
                         = S4;
```



end

```
end
          S5:
                begin
                Multi
                                = 1'b1;
                Contig
                                = 1'b0;
                Single
                                = 1'b0;
                Next\_st
                                = S6;
                end
          S6:
                begin
                Multi
                                = 1'b0;
                Contig
                                = 1'b1;
                Single
                                = 1'b1;
                if (!E)
                  Next_st
                                = S7;
                else
                  Next st
                                = S6;
                end
          S7:
                begin
                Multi
                                = 1'b0;
                Contig
                                = 1'b1;
                Single
                                = 1'b0;
                if (E)
                  Next\_st
                                = S1;
                else
                  Next_st
                                = S7;
                end
        endcase
endmodule
```

以上介绍的用Verilog HDL设计来实现的FSM电路,可用下面的逻辑图来表现:






图5 FSM逻辑框图

2 常用电路设计

2.1 CRC校验码产生器的设计

2.1.1 概述

冗余编码是在二进制通信系统中常用的差错检测方法,它是通过在原始数据后加冗余校验码来检测差错,冗余位越多,检测出传输错误的机率越大。循环冗余编码(Cyclic Redundancy Codes,简称CRC)是一种常用的冗余编码,CRC校验的基本原理是: CRC可由一称为生成多项式的常数去除该数据流的二进制数值而得,商数被放弃,余数作为冗余编码追加到数据流尾,产生新的数据流进行发送。在接收端,新的数据流被同一常数去除,检查余数是否为零。如果余数为零,就认为传输正确,否则就认为传输中已发生差错,该数据流重发。

2.1.2 CRC校验码产生器的分析与硬件实现

在产生CRC校验码时,需要用到除法运算。一般说来,非常大的数字进行除法时,用数字逻辑实现时是比较麻烦的。因此,把二进制信息预先转换成一定的格式,这就是CRC的多项式表示。二进制数表示为生成多项式的系数,如下例所示:

$$1,0001,0000,0010,0001 = x^{16} + x^{12} + x^{5} + 1$$

在多项式表示中,所有的二进制数均被表示成一个多项式,多项式的系数就是二进制中的对应值。D为数据流多项式,G为生成多项式,Q为商数多项式,R为余数多项式。在生成CRC校验码时,数据流多项式D被乘以Xⁿ,这里n为生成多项式G的最高次数,也就是CRC的长度。这个操作是通过将左移n位得到的,我们可以用CRC来代替多项式最后的n个0,组成新的数据流多项式。由于二进制的加法和减法是等价的,所以产生新的数据流多项式应能被生成多项式G除尽。用以下公式表示为:

$$(X^n \times D) + R = (Q \times G) + 0$$

2000-06-14 版权所有,侵权必究 第26页,共44页



在接收端,传输信息的前一部分为原始数据流D;后一部分(最后n位数)为余数R。整个 数据流多项式被同一生成多项式G去除, 商数被丢弃, 余数应为0。如果余数不为0, 说明传输数 据时发生错误,数据需要重传。

不同的生成多项式有不同的检错能力,为了得到优化的结果,我们必须根据需要选择合适 的生成多项式, CRC-16的生成多项式为:

$$G(x) = x^{16} + x^{12} + x^{5} + 1$$

CRC校验码产生器分两种:串行CRC校验码产生器和并行CRC校验码产生器。本文用到的 是并行CRC校验码产生器。由于计算并行CRC时用到了串行CRC的一些思想,所以在此先讲一下 串行CRC的产生。

通常,CRC校验码的值可以通过线性移位寄存器和异或门求得,线性移位寄存器一次移一 位,完成除法功能,异或门完成不带进位的减法功能。如果商数为'1',则从被除数的高阶位减去 除数,同时移位寄存器右移一位,准备为被除数的较低位进行运算。如果商数为'0',则移位寄存 器直接右移一位。串行CRC-16校验码产生器的原理图如图2所示。




图2 串行CRC-16校验码产生器原理图

在设计并行CRC校验码产生器的时候,我们可以采用串行CRC校验码的思想,用线性移位寄 存器的方法产生并行CRC校验码。 与串行CRC校验码产生器不同的是,并行CRC校验码产生器 16位CRC同时输出,所以要求在一个时钟周期内,移位寄存器一次需要移16位。实际上,移位寄 存器不可能在一个时钟周期内移16位,所以这部分电路是用组合逻辑来完成。整个CRC校验码产 生器由组合逻辑和16个输出寄存器组成,通过仿真和综合,满足设计要求。

2.1.3 并行CRC-16校验码产生器的Verilog HDL编码

/********************** Filename: crc16 para.v Auther: Verilog group Description: This module is used to check CRC 16 of 8-bits cell data, the generator polynomial is $x^16+x^12+x^5+1$. Called by:

Revision History: 2000-5-5 Revision 1.0 Email: zhangnb@sz.huawei.com.cn Company: Huawei Technology Inc.

Copyright(c) 1999, Huawei Technology Inc., All right reserved.

//-----// TOP MODULE

2000-06-14 版权所有,侵权必究 第27页,共44页



```
module CRC16 PARA(
        Reset , //Reset signal
        Gclk , //Clock signal
        Soc , //Start of cell
        Data in, //input data of cell
        Crc out
                //output CRC signal
       );
//----
// SIGNAL DECLARATIONS
//-----
input
        Reset;
        Gclk;
input
input
        Soc ;
input [7:0] Data in;
output [15:0] Crc_out;
//----
// SIGNAL DECLARATIONS
wire
        Reset;
        Gclk;
wire
wire
        Soc
wire [7:0] Data in;
reg [15:0] Crc_out;
reg [15:0] Crc_tmp;
reg
        Temp ;
        i,j,k,l;
integer
//-----
// PARAMETERS
//----
parameter U_DLY=1 ;
//-----
// Crc_out signal
//-----
always @(posedge Reset or posedge Gclk)
begin
  if (Reset)
     Crc out <= #U DLY 16'b0;
  else if (Soc == 1'b1)
     Crc_out <= #U_DLY 16'b0;
  else
     Crc out <= #U DLY Crc tmp;
end
```



```
// Crc tmp signal
//-----
always @(Crc out or Data in)
begin
  Crc tmp = Crc out;
  for (i=7;i>=0;i=i-1)
  begin
     Temp = Data in[i] ^{\circ} Crc tmp[15];
     for (j=15;j>12;j=j-1)
         Crc tmp[j] = Crc tmp[j-1];
     Crc tmp[12] = Temp \land Crc tmp[11];
     for (k=11;k>5;k=k-1)
         Crc tmp[k] = Crc tmp[k-1];
     Crc tmp[5] = Temp \land Crc tmp[4];
     for (l=4;l>0;l=l-1)
         Crc tmp[1] = Crc tmp[1-1];
     Crc tmp[0] = Temp
  end
end
endmodule
2.1.4 串行CRC-16校验码产生器的Verilog HDL编码
/********************************
      Filename: crc16 ser.v
       Auther: Verilog group
     Description: This module is used to check CRC_16 of serial data,
            the generator polynomial is x^16+x^12+x^5+1.
      Called by:
  Revision History: 2000-5-5 Revision 1.0
        Email: zhangnb@sz.huawei.com.cn
       Company: Huawei Technology Inc.
  Copyright(c) 1999, Huawei Technology Inc., All right reserved.
  //----
// TOP MODULE
//----
module CRC16 SER(
        Reset , //Reset signal
        Gclk , //Clock signal
        Soc , //Start of cell
        Data in, //input data of cell
        Crc out //output CRC signal
       );
```



```
// SIGNAL DECLARATIONS
//-----
input
         Reset;
input
         Gclk;
input
         Soc ;
         Data in;
input
output [15:0] Crc out;
// SIGNAL DECLARATIONS
//----
wire
         Reset;
wire
         Gclk;
wire
         Soc
wire
         Data in;
reg [15:0] Crc_out;
reg
        Temp ;
         i,j,k,l;
integer
//-----
// PARAMETERS
//-----
parameter U DLY=1;
// Crc out signal
//----
always @(posedge Reset or posedge Gclk)
begin
   if (Reset)
      Crc out <= #U DLY 16'b0;
   else if (Soc == 1'b1)
      Crc out <= #U DLY 16'b0;
   else
   begin
      Temp = Data_in ^ Crc_out[15];
      for (j=15;j>12;j=j-1)
         Crc out[j] \leq= #U DLY Crc out[j-1];
      Crc out[12] \leq= #U DLY Temp ^ Crc out[11];
      for (k=11;k>5;k=k-1)
         Crc out[k] \leq= #U DLY Crc out[k-1];
      Crc out[5] \leq= #U DLY Temp ^ Crc out[4];
      for (l=4;l>0;l=l-1)
```



$$Crc_out[l] \mathrel{<=} \#U_DLY\ Crc_out[l-1]\ ;$$

$$Crc_out[0] \mathrel{<=} \#U_DLY\ Temp \qquad ;$$
 end end

endmodule

2.1 随机数产生电路设计

2.1.1 概述

伪随机序列又称为伪随机码,是一组人工生成的周期序列。它不仅具有随机序列的一些统计特性和高斯噪声所有的良好的自相关特征,而且具有某种确定的编码规则,同时又便于重复产生和处理,因而在通信领域应用广泛。

伪随机序列的产生方式很多,通常产生的伪随机序列的电路为一反馈移位寄存器。它又可分为线性反馈移位寄存器和非线性反馈移位寄存器两类。由线性反馈移位寄存器产生出的周期最长的二进制数字序列称为最大长度线性反馈移位寄存器序列,简称m序列,移位寄存器的长度为n,则m序列的周期为2ⁿ-1,没有全0状态。

其中, 伪随机数发生器的初始状态由微处理器通过SEED寄存器给出。

2.1.1 伪随机序列发生器的硬件实现

伪随机序列发生器的初始状态是由微处理器中SEED寄存器提供的,而SEED寄存器的位数为8位,所以需要设计一种8位的伪随机序列发生器,它的本原多项式为:

$$F(x) = x^8 + x^4 + x^3 + x^2 + 1$$

伪随机序列发生器结构如图1所示。




图2 伪随机序列发生器结构框图

图中Ci代表本原多项式F(x)中各项的系数。

2.1.2 8位伪随机序列发生器的Verilog HDL编码

/**********************************

* Filename : rangen.v* Auther : Verilog group

2000-06-14 版权所有,侵权必究 第31页,共44页



```
Description: This module is used to generate 8-bits random number,
          the polynomial is x^8+x^4+x^3+x^2+1.
     Called by:
  Revision History: 2000-5-5
          Revision 1.0
      Email: zhangnb@sz.huawei.com.cn
      Company: Huawei Technology Inc.
   Copyright(c) 1999, Huawei Technology Inc., All right reserved.
  **************************
//----
// TOP MODULE
//----
module RANGEN (
      Reset, //Reset signal
      Gclk, //Clock signal
      Load, //Load seed to Ran num
      Seed, //initialize Ran num
      Ran num //output random number
      );
//-----
// SIGNAL DECLARATIONS
//----
input
      Reset;
      Gclk;
input
input
      Load
input [7:0] Seed ;
output [7:0] Ran num;
//-----
// SIGNAL DECLARATIONS
//-----
wire
      Reset;
      Gclk:
wire
wire
      Load
wire [7:0] Seed ;
reg [7:0] Ran num;
integer i
//-----
// PARAMETERS
//----
parameter U DLY=1;
//-----
// Ran num signal
//----
```



```
always @(posedge Reset or posedge Gclk)
begin
            if (Reset)
                         Ran num \leq 8'b0;
            else if (Load)
                         Ran num <= #U DLY Seed;
            else
            begin
                         for (i=1;i<8;i=i+1)
                                      Ran num[i] <= #U DLY Ran num[i-1];
                         Ran num[0] \le \#U DLY Ran num[1] \land (Ran num[2] \land (Ran num[3] \land (Ran nu
Ran num[7]));
            end
end
endmodule
2.2 双端口RAM仿真模型
               用一个512X8的双端口RAM来实现同步FIFO,该RAM的仿真模型如下所述:
MODULE:
                                                                             Dual Port RAM
                         FILE NAME:
                                                                            dualram.v
                         VERSION:
                                                                             2000-4-20
                         AUTHOR:
                         CODE TYPE: Behavioral and RTL
                         DESCRIPTION: This module defines a Synchronous Dual Port
                                                                             Random Access Memory.
module DUALRAM(
                                                   Read clock,
                                                   Write clock,
                                                   Read allow,
                                                   Write_allow,
                                                   Read addr,
                                                   Write addr,
                                                   Write data,
                                                   Read data
                                                   );
parameter
                                                   DLY
                                                                                                       1;
                                                                                                                                 // Clock-to-output delay. Zero
                                                                                                                                 // time delays can be confusing
                                                                                                                                 // and sometimes cause problems.
```



```
parameter
               RAM WIDTH 8;
                                     // Width of RAM (number of bits)
               RAM DEPTH 512;
                                     // Depth of RAM (number of bytes)
parameter
parameter
               ADDR WIDTH9;
                                     // Number of bits required to
                                     // represent the RAM address
input
                              Read clock;
                                             // RAM read clock
input
                              Write clock;
                                             // RAM write clock
input
       [RAM WIDTH-1:0]
                              Write data;
                                             // RAM data input
input
       [ADDR WIDTH-1:0]
                              Read addr;
                                             // RAM read address
input
       [ADDR_WIDTH-1:0]
                              Write addr;
                                             // RAM write address
                                             // Read control
input
                              Read allow;
                                             // Write control
input
                              Write allow;
                              Read data;
output
       [RAM_WIDTH-1:0]
                                             // RAM data Output
       [RAM_WIDTH-1:0]
                              Read data;
reg
reg
       [RAM_WIDTH-1:0]
                                     Mem [RAM DEPTH-1:0];
// Look at the rising edge of the clock
always @(posedge Write clock) begin
       if (Write_allow)
               Mem[Write addr] <= #DLY Write data;
end
always @(posedge Read clock) begin
       if (Read_allow)
               Read data <= #DLY Mem[Read addr];
end
endmodule
```

2.3 同步FIFO的设计

2.3.1 功能描述

下面的同步FIFO是上述的双端口RAM来实现的。由于读写是用同一个时钟,可以直接用FIFO长度计数器产生Empty和Full标志。执行一次写操作,长度计数器(Facntr)加1,执行一次写操作,Facntr减1。当下一次读地址等于写地址,并且只执行读操作时,将产生Empty标志;当下一次写地址等于读地址,并且只执行写操作时,将产生Full标志。

2.3.2 设计代码



Filename : syncfifo.v

Description : FIFO controller top level

Implements a 512x8 FIFO with common read/write clocks.

Author : Verilog Group
Revision : 2000-04-20
Company : Huawei Ltd.

`timescale 1ns / 10ps

module SYNCFIFO(

Fifo_rst, //async reset

Clock, //write and read clock

Read_enable, Write_enable, Write_data, Read_data,

Full, //full flag
Empty, //empty flag

Fcounter //count the number of data in FIFO

);

parameter DATA_WIDTH = 8; parameter ADDR WIDTH = 9;

input Fifo_rst; input Clock;

input Read_enable; input Write_enable;

input [DATA_WIDTH-1:0] Write_data; output [DATA_WIDTH-1:0] Read_data;

output Full;
output Empty;
output [ADDR_WIDTH-1:0] Fcounter;

reg [DATA_WIDTH-1:0] Read_data;

reg Full; reg Empty;



```
[ADDR WIDTH-1:0]
                        Fcounter;
reg
      [ADDR WIDTH-1:0]
                        Read addr;
                                    //read address
reg
      [ADDR WIDTH-1:0]
                        Write addr;
                                    //write address
reg
      Read allow = (Read enable && !Empty);
wire
wire
      Write allow = (Write enable &&! Full);
BLOCK RAM instantiation for FIFO. Module is 512x8, of which one
      address location is sacrificed for the overall speed of the design
DUALRAM U RAM(
            Read clock(Clock),
            Write_clock(Clock),
            Read allow(Read allow),
            Write allow(Write allow),
            Read addr(Read addr),
            Write addr(Write addr),
            Write data(Write data),
            Read data(Read data)
            );
Empty flag is set on Fifo_rst (initial), or when on the
      next clock cycle, Write Enable is low, and either the
      FIFOcount is equal to 0, or it is equal to 1 and Read
      Enable is high (about to go Empty).
always @(posedge Clock or posedge Fifo_rst)
      if (Fifo rst)
            Empty <= 'b1;
      else
            Empty <= (! Write enable && (Fcounter[8:1] == 8'h0) &&
                    ((Fcounter[0] == 0) \parallel Read enable));
Full flag is set on Fifo rst (but it is cleared on the
      first valid clock edge after Fifo rst is removed), or
      when on the next clock cycle, Read Enable is low, and
```



```
either the FIFOcount is equal to 1FF (hex), or it is
      equal to 1FE and the Write Enable is high (about to go Full).
always @(posedge clock or posedge Fifo rst)
      if (Fifo rst)
            Full <= 'b1:
      else
            Full <= (! Read enable && (Fcounter[8:1] == 8'hFF) &&
                   ((Fcounter[0] == 1) \parallel Write enable));
Generation of Read and Write address pointers.
always @(posedge clock or posedge Fifo rst)
      if (Fifo_rst)
            Read addr <= 'h0;
      else if (Read allow)
            Read addr <= Read addr + 'b1;
always @(posedge clock or posedge Fifo rst)
      if (Fifo rst)
            Write addr <= 'h0;
      else if (Write_allow)
            Write_addr <= Write_addr + 'b1;
Generation of FIFOcount outputs. Used to determine how
      Full FIFO is, based on a counter that keeps track of how
      many words are in the FIFO. Also used to generate Full
      and Empty flags. Only the upper four bits of the counter
      are sent outside the module
always @(posedge clock or posedge Fifo rst)
      if (Fifo rst)
            Fcounter <= 'h0;
      else if ((! Read allow && Write allow) || (Read allow &&! Write allow))
       begin
            if (Write allow) Fcounter <= Fcounter + 'b1;
            else Fcounter <= Fcounter - 'b1;
       end
```



endmodule

2.4 异步FIFO设计

2.4.1 概述

异步FIFO使用完全独立的读写时钟,Empty由读时钟产生,Full由写时钟产生,两者关系完全 异步,所以不能采用同步FIFO中的计数器来产生Empty和Full信号。为解决这一问题,采用了将二 进制地址转换为格雷码(Gray-code)地址的方法。

2.4.2 设计代码

Filename : asyncfifo.v

Description : Async FIFO controller top level

Implements a 512x8 FIFO with common read/write clocks.

Author : Verilog Group
Revision : 2000-04-20
Company : Huawei Ltd.

'timescale 1ns / 10ps

module ASYNCFIFO(

Fifo rst, //async reset

Read clock,

Write_clock,

Read enable,

Write_enable,

Write_data,

Read_data,

Full, //Full flag
Empty //Empty flag

);

parameter DATA_WIDTH = 8;

parameter ADDR_WIDTH = 9;

input Fifo_rst;

input Read_clock;
input Write_clock;
input Read_enable;
input Write_enable;
input [DATA WIDTH-1:0] Write data;

2000-06-14 版权所有,侵权必究 第38页,共44页



```
output [DATA WIDTH-1:0]
                       Read data;
                       Full;
output
                       Empty;
output
reg
                       Full;
                       Empty;
reg
                       Write addrgray;
reg [ADDR_WIDTH-1:0]
reg [ADDR WIDTH-1:0]
                       Write nextgray;
reg [ADDR WIDTH-1:0]
                       Read addrgray;
reg [ADDR_WIDTH-1:0]
                       Read nextgray;
reg [ADDR_WIDTH-1:0]
                       Read lastgray;
wire
                       Read allow;
wire
                       Write_allow;
BLOCK RAM instantiation for FIFO. Module is 512x8, of which one
     address location is sacrificed for the overall speed of the design.
DUALRAM U_RAM(
           Read clock(Read clock),
           Write clock(Write clock),
           Read allow(Read allow),
           Write allow(Write allow),
           Read addr(Read addr),
           Write addr(Write addr),
           Write data(Write data),
           Read data(Read data)
           );
Empty flag is set on Fifo rst (initial), or when gray
     code counters are equal, or when there is one word in
     the FIFO, and a Read operation is about to be performed
always @(posedge Read clock or posedge Fifo rst)
     if (Fifo rst)
           Empty <= 1'b1;
     else
```



```
Empty <= (Emptyg || (Almostemptyg && Read enable &&! Empty));
  Full flag is set on Fifo rst (initial, but it is cleared
       on the first valid Write clock edge after Fifo rst is
       de-asserted), or when Gray-code counters are one away
       from being equal (the Write Gray-code address is equal
       to the Last Read Gray-code address), or when the Next
       Write Gray-code address is equal to the Last Read Gray-code
       address, and a Write operation is about to be performed.
always @(posedge Write clock or posedge Fifo rst)
       if (Fifo rst)
              Full<= 1'b1:
       else
              Full <= (Fullg || (Almostfullg && Write_enable &&! Full));
Generation of Read address pointers. The primary one is
       binary (read_addr), and the Gray-code derivatives are
       generated via pipelining the binary-to-Gray-code result.
       The initial values are important, so they're in sequence.
       Grey-code addresses are used so that the registered
       Full and Empty flags are always clean, and never in an
       unknown state due to the asynchronous relationship of the
       Read and Write clocks. In the worst case scenario, Full
       and Empty would simply stay active one cycle longer, but
       it would not generate an error or give false values.
always @(posedge Read clock or posedge Fifo rst)
       if (Fifo_rst)
              read addr <= 'b0;
       else if (read allow)
              read addr \leq read addr + 1;
always @(posedge Read clock or posedge Fifo rst)
       if (Fifo rst)
              Read nextgray <= 9'b100000000;
       else if (read allow)
              Read nextgray \leq { read addr[8], (read addr[8] ^{\land} read addr[7]),
```



```
(read addr[7] ^ read addr[6]), (read addr[6] ^ read addr[5]),
                       (read addr[5] \(^\) read addr[4]), (read addr[4] \(^\) read addr[3]),
                       (read addr[3] ^ read addr[2]), (read addr[2] ^ read addr[1]),
                       (read addr[1] ^ read addr[0]) };
always @(posedge Read clock or posedge Fifo rst)
       if (Fifo_rst)
               Read addrgray <= 9'b100000001;
       else if (read allow)
               Read addrgray <= Read nextgray;
always @(posedge Read clock or posedge Fifo rst)
       if (Fifo rst)
               Read lastgray <= 9'b100000011;
       else if (read allow)
               Read lastgray <= Read addrgray;
Generation of Write address pointers. Identical copy of *
       read pointer generation above, except for names. *
always @(posedge Write clock or posedge Fifo rst)
       if (Fifo rst)
               write_addr <= 'b0;
       else if (write allow)
               write addr \le write addr + 1;
always @(posedge Write clock or posedge Fifo rst)
       if (Fifo rst)
               Write nextgray <= 9'b100000000;
       else if (write allow)
               Write nextgray <= { write addr[8], (write addr[8] ^ write addr[7]),
                       (write addr[7] \(^\) write addr[6]), (write addr[6] \(^\) write addr[5]),
                       (write addr[5] \(^\) write addr[4]), (write addr[4] \(^\) write addr[3]),
                       (write addr[3] \(^\) write addr[2]), (write addr[2] \(^\) write addr[1]),
                       (write addr[1] ^ write addr[0]) };
always @(posedge Write clock or posedge Fifo rst)
       if (Fifo rst)
               Write addrgray <= 9'b100000001;
       else if (write allow)
               Write addrgray <= Write nextgray;
```



```
Allow flags determine whether FIFO control logic can * operate. If Read_enable is driven high, and the FIFO is * not Empty, then Reads are allowed. Similarly, if the * Write_enable signal is high, and the FIFO is not Full, * then Writes are allowed. *
```

When the Write/Read Gray-code addresses are equal, the FIFO is Empty, and Emptyg (combinatorial) is asserted. When the Write Gray-code address is equal to the Next Read Gray-code address (1 word in the FIFO), then the FIFO potentially could be going Empty (if Read_enable is asserted, which is used in the logic that generates the registered version of Empty).

Similarly, when the Write Gray-code address is equal to the Last Read Gray-code address, the FIFO is Full. To have utilized the Full address space (512 addresses) would have required extra logic to determine Full/Empty on equal addresses, and this would have slowed down the overall performance. Lastly, when the Next Write Gray-code address is equal to the Last Read Gray-code address the FIFO is Almost Full, with only one word left, and

it is conditional on Write enable being asserted.

```
always @Write_addrgray or Read_addrgray)

if( Write_addrgray == Read_addrgray )

Emptyg = 'b1;

else

Emptyg = 'b0;

always @Write_addrgray or Read_nextgray)

if( Write_addrgray == Read_nextgray )

Almostemptyg = 'b1;

else
```



```
Almostemptyg = 'b0;

always @Write_addrgray or Read_lastgray)

if( Write_addrgray == Read_lastgray )

Fullg = 'b1;

else

Fullg = 'b0;

always @Write_nextgray or Read_lastgray)

if( Write_nextgray == Read_lastgray )

Almostfullg = 'b1;

else

Almostfullg = 'b0;

endmodule
```

