

## CW6676E

# Bluetooth Audio Player Microcontroller Product Spec

[CW6676E-PS-EN]

Versions: 1.1.0

Release Date: 2016/9/23

Unit705-707,7/F IC Development Centre, No.6 Science Park West Ave, Hong Kong Science Apark, Shation,N.T.,HongKong. 香港新界沙田香港科学园科技大道西6号集成电路开发中心7楼705-707室



## **Table of content**

Ta	able of	cont	tentl
1	Pro	duct	Overview1
	1.1	Out	tline1
	1.2	Fea	itures
2	Pin	Defi	nitions
	2.1	CW	<sup>2</sup> 6676E
	2.1	1	Package2
	2.1	2	Pin Assignment
	2.1	3	Pin Description
3	Ch	aracte	eristics6
	3.1	PM	U Parameters 6
	3.2	COF	RE PLL Parameters6
	3.3	Gen	neral purpose I/O Parameters6
	3.4	Aud	dio ADDA Parameters
	3.5	USB	3 PHY Parameters
	3.6	RF A	Analog Blocks
4	Pad	ckage	e Outline Dimensions
	4.1	LQF	-P48
R	evisior	n Histo	orv

1 Product Overview

### 1 Product Overview

#### 1.1 Outline

CW6676E is an MCS-51<sup>TM</sup> Compatible high performance mixed signal microcontroller. It integrates advanced digital and analog peripherals to suit for BT audio playback and BT Communicate applications.

#### 1.2 **Features**

- CPU Compatible with MCS-51TM instruction set;
- Compliant to Bluetooth 4.2 + EDR, backward-compatible with BT1.2, 2.0,2.1 and 3.0
- Support SCMS-T content protection method;
- Support HFP v1.6, HSP v1.2, A2DP 1.3, AVCTP
  1.4, AVDTP 1.3 and AVRCP 1.5
- Class 2 power level, RF Performance: Tx:0dBm, Rx: -85dBm;
- Support simple pairing and auto reconnection function;
- Support MP3/SBC decoder;
- Support two pairs of AUX;
- Five Channels 10-bit SARADC;
- CW6676E support 16bit Stereo DAC with >90dB SNR, embedded with four class A/B headphone amplifier
- 16bit Mono ADC with >90dB DR
- Support Audio record function to MIC ADPCM;
- Support Audio playback from SD/USB

- Keypad tone mixer;
- Two 8-bit timers, support Capture and PWM mode;
- Two 16-bit timers, support Capture and PWM mode;
- Watchdog Timer with on-chip RC oscillator;
- Support full-duplex IIS, UART, SPI, SD interface;
- Support IIC interface for FM function;
- 2 channels 4 levels Low Voltage Detector;
- Power on Reset
- Support Full speed USB 2.0 PHY;
- Full speed USB 2.0 HOST/DEVICE controller;
- IR controller;
- Independent powered Real-Time Clock supporting 32.768kHz crystal
- Internal crystal oscillator support 26M crystal
- Internal LDO regulator:1.35V to 1.2V;4.2V to 3.3V
- Built-in buck converter, DC-DC:4.2V to 1.35V

2 2.1 CW6676E

## 2 Pin Definitions

#### 2.1 **CW6676E**

#### 2.1.1 Package

LQFP48

#### 2.1.2 Pin Assignment

Figure 2-1 shows the pin assignment of CW6676E.




Figure 2-1 Pin Assignment of CW6676E

2 Pin Definitions

## 2.1.3 Pin Description

Table 2-1 shows the pin description of CW6676E.

Table 2-1 Pin Description of CW6676E

Pin No.LQFP48	Name	Туре	Function
1	USBDP	I/O	USB Positive Input/output
			GPIO
			AUXL2
2	P20	I/O	SDCMD
			EMIDAT0
			LCD_D0
			GPIO
			AUXR2
3	P21	I/O	ADC1
3	121	1/0	SDCLK
			EMIDAT1
			LCD_D1
			GPIO
			ADC3
4	P22	I/O	EMIDAT2
			IISDO1
			LCD_D2
			GPIO
5	P23	I/O	EMIDAT3
	1 20	1,0	IISDI1
			LCD_D3
			P24 GPIO
			EMIDAT4
6	P24/P25	I/O	P25 GPIO
			EMIDAT5
			SPI0DIN0/DOUT0
			IISBCLK1
			GPIO
7	P26	I/O	BT UART1RX
			TMR2CKI
			IISWS0
8	IRTCWKO	I/O	RTC wakeup
9	IRTOSCO	Α	RTC XOSC output
10	IRTOSCI	Α	RTC XOSC input
11	VDDRTC	PWR	RTC power input
12	MICN	Α	MIC Negative input
13	MICP/VCM	Α	MIC Positive input

**2.1** CW6676E

Pin No.LQFP48	Name	Туре	Function
			DAC VCM output
14	AVSS	GND	Analog GND
15	VDDHP	PWR	Headphone power
40	DAGI		DAC left output
16	DACL	A	GPIO input
47	DAGD		DAC right output
17	DACR	A	GPIO input
			GPIO
			AUXR0
40	DOAN/OM DUE	1/0	UARTTX1
18	P01/VCM_BUF	I/O	PORT INT/WKUP0
			SDDAT2
			DAC VCM buffer
			GPIO
			AUXL0
19	P00	I/O	UARTRX1
			SDDAT1
			SPI0DIN2
20	P35	I/O	GPIO
20	P35	1/0	MUTE
			GPIO
24	D47	1/0	BT UART1RX
21	P17	I/O	TMR2CKI
			IISWS0
			GPIO
22	P13	I/O	ADC5
			IISBCLK0
			GPIO
			ir_input
23	P16	I/O	BT UART1TX
23	FIO	1/0	UARTTX0
			TMR2CAP/TMR2PWM
			IISREF
			GPIO
			ADC0/LVD dect
24	P33	I/O	ir_input
24	1 33	1,0	32K/xosc12m
			sys_clk_output
			TRM1CAP
			GPIO
25	P32	I/O	SDDAT0
			SPI0DOUT3/DIN3

2 Pin Definitions 5

Pin No.LQFP48	Name	Туре	Function
			GPIO
26	P31	I/O	SDCMD
			SPI0DIN3
			GPIO
27	P30	I/O	ADC4
21	F30	1/0	SDCLK
			SPI0CLK3
28	P04	I/O	GPIO
20	F04	1/0	SPI1DOUT/DIN1
29	P05	I/O	GPIO
29	F05	1/0	SPI1CLK
30	P36	I/O	GPIO
31	PAD_VCC_IF	PWR	Power VCC
32	VCC_RF/VCC_PA	PWR	RF/PA Power VCC
33	GND_ANT1	GND	FR GND
34	RXTX	А	RF Rx and Tx pin
35	GND_ANT1	GND	RF GND
36	VCC_VCO	PWR	Power VCC
37	VCC_XO/ PAD_VDDQ	PWR	Power VCC/VDDQ
38	XO_P	А	BT 26MHz XOSC Positive Pin
39	XO_N	А	BT 26MHz XOSC Negative Pin
40	BVIN	PWR	PMU Power input Pin 4.2V(typ)
41	LX	Α	Switch Node Connection to Inductor
42	BVSS	GND	GND
43	VOUT1V5	PWR	VOUT 1.5V
44	VDDCORE	PWR	Core power VDD 1.2V
45	RVDD	PWR	RF power VDD
46	VDDLDO	PWR	LDO power input 4.2V(typ)
47	VDDIO	PWR	Power output VDDIO 3.3V
48	USBDM	I/O	USB Negative Input/output

6 3.1 PMU Parameters

## 3 Characteristics

#### 3.1 PMU Parameters

Table 3-1 PMU Parameters

Sym	Characteristics	Min	Тур	Мах	Unit	Conditions
BVIN	Buck input voltage	2.8	4.2	4.6	V	
VDDLDO	VDDLDO input voltage	2.8	4.2	4.6	V	
VOUT1V5	Buck output voltage	1.15	1.35	1.6	V	
VDDCORE	1.2V output voltage	-	1.2	-	V	
VDDRTC	input voltage	2.2	4.2	4.6	V	
VDDHP	3.0V output voltage	2.8	3.0	3.3	V	
VCM	1.5V output voltage	-	1.35	-	V	
RVDD	output voltage	1.1	1.2	1.3	V	
VDDIO	3.3V output voltage	2.8	3.3	-	V	

#### 3.2 CORE PLL Parameters

Table 3-2 PLL Parameters

Sym	Characteristics	Min	Тур	Max	Unit	Conditions
F <sub>I1</sub>	Frequency input	-	32.768	-	KHz	Low frequency OSC
F <sub>I2</sub>	Frequency input	1	12	15	MHz	High frequency OSC
F <sub>OUT1</sub>	Frequency output	-	48	-	MHz	
T <sub>LOCK1</sub>	PLL locked time	-	2	-	ms	Use low frequency OSC as input reference
T <sub>LOCK2</sub>	PLL locked time	-	0.1	-	ms	Use high frequency OSC as input reference

## 3.3 General purpose I/O Parameters

Table 3-3 I/O Parameters

Symbol	Description	Min	Тур	Max	Units	Conditions
V <sub>IL</sub>	Low-Level input voltage	-	-	30% * VDDIO	V	VDDIO = 3.3V
V <sub>IH</sub>	High-level input voltage	70% * VDDIO	-	-	V	VDDIO = 3.3V
R <sub>PUP0</sub>	Internal pull-up resister 0	-	10	-	ΚΩ	
R <sub>PUP1</sub>	Internal pull-up resister 1	-	200	-	ΚΩ	
R <sub>PUP2</sub>	Internal pull-up resister 2	-	0.5	-	ΚΩ	
R <sub>PDN0</sub>	Internal pull-down resister 0	-	10	-	ΚΩ	
R <sub>PDN1</sub>	Internal pull-down resister 1	-	0.33	-	ΚΩ	
R <sub>PDN2</sub>	Internal pull-down resister 2	-	0.5	-	ΚΩ	
I <sub>LEVEL1</sub>	Level1 current driving	8	-	-	mA	For PORT1

3 Characteristics 7

Symbol	Description	Min	Тур	Max	Units	Conditions
I <sub>LEVEL2</sub>	Level2 current driving	24	-	-	mA	For Port1.1

### 3.4 Audio ADDA Parameters

Table 3-4 Audio DAC Parameters

Sym	Characteristics	Min	Тур	Max	Unit	Conditions
DAC SNR&DR		-	90	-	dB	48PIN
DAC SNR&DR		-	90	-	dB	28PIN & 20 PIN
DAC THD+N		-	-80	-	dB	10Kohm loading
PWR <sub>AB</sub>	ClassAB AMP power output	-	-	16	mW	32ohm loading
V <sub>PP</sub>	Maximum output voltage	-	-	2.6	V	10Kohm loading
ADC SNR/DR			93		dB	In Voice Band
ADC THD+N			89		dB	In Voice Band

#### 3.5 **USB PHY Parameters**

Table 3-5 USB PHY Parameters

Sym	Characteristics	Min	Тур	Max	Unit	Conditions
RDM <sub>PUP</sub>	DM pull-up resistor	-	120	-	ΚΩ	
RDP <sub>PUP</sub>	DP pull-up resistor	-	1.5	-	ΚΩ	
RDM <sub>PDN</sub>	DM pull-up resistor	-	15	-	ΚΩ	
RDP <sub>PDN</sub>	DP pull-up resistor	-	15	-	ΚΩ	

## 3.6 RF Analog Blocks

Table 3-6 Frequency Synthesizer Parameters

Parameter	Condition		MIN	typ	max	Unit
Synthesizer			•	•	•	•
Synthesizer settling time	Within +/- 25 K	Within +/- 25 KHz accuracy		70	-	us
	Fc=2.4GHz	ΔF=1 MHz	-	-110	-	dBc/Hz
Phase Noise		ΔF=2 MHz	-	-118	-	dBc/Hz
		ΔF≥3 MHz	-	-123	-	dBc/Hz
XTAL Oscillator		•				
Frequency range			-	26	-	MHz
Frequency Trimming Range	6 bits		-1	-	+1	kHz

Table 3-7 Receive path Parameters

8 3.6 RF Analog Blocks

Parameter	Condition		MIN	typ	max	Unit
Receiver Channel						
Minimum Usable Signal	RX sensitivity		-	-80	-	dBm
LNA						
		High Gain	-	25	-	dB
Gain		Mid Gain	-	15	-	dB
		Low Gain	-	5	-	dB
Mixer						
Conversion Gain			-	0	-	dB
Ifamp						
Gain	5/9/12/15/18 d	В	-	12	-	
Complex BPF						
Band pass -3 dB BW	Figure 1.		-	2	-	MHz
Image Rejection			-	30	-	dB
VGA						
Gain Range			-6	-	+68	dB
Gain Step			-	+1/+6	-	dB
ADMOD			•	•	•	•
SNDR	Freq = +- BW		-	>50	-	dB

Table 3-8 Transmit path Parameters

Parameter	Condition		MIN	typ	max	Unit
Transmit Channel						
Available output power			-2	0	1.5	dBm
Side Band Suppression			-	-30	-	dBm
LPF						
Low pass -3 dB BW	Figure 2.		-	1	-	MHz
TXVGA						
Gain Step			-7	-	7	dB
PA						
Gain Range	Set paPWR[2:0] of	GFSK	-12	-	4	dBm
	Control Register #16	DPSK	-15	-	1	dBm

## **4 Package Outline Dimensions**

#### 4.1 **LQFP48**




Figure 4-1 LQFP48 Package Outline Dimension

## **Revision History**

Date	Version	Comments	Revised by
2016/7/19	0.0.1	Initial version	YX
2016/7/22	0.0.2	Checked	GAO
2016/7/26	1.0.0	Released	YX
2016/9/23	1.0.1	Modify work voltage	YX
2016/9/23	1.1.0	Release	YX