International Rectifier

- Ultra Low On-Resistance
- Surface Mount (IRFR1205)
- Straight Lead (IRFU1205)
- Fast Switching
- Fully Avalanche Rated
- Lead-Free


Description


Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.


The D-PAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for throughhole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.

IRFR/U1205PbF

HEXFET® Power MOSFET







Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	44⑤	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	31⑤	Α
I _{DM}	Pulsed Drain Current ⊕⊘	160	
P _D @T _C = 25°C	Power Dissipation	107	W
	Linear Derating Factor	0.71	W/°C
V _{GS}	Gate-to-Source Voltage	± 20	V
E _{AS}	Single Pulse Avalanche Energy②⑦	210	mJ
I _{AR}	Avalanche Current⊕⊘	25	Α
E _{AR}	Repetitive Avalanche Energy⊕⊘	11	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns
TJ	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance

	Parameter	Тур.	Max.	Units
R _{0JC}	Junction-to-Case		1.4	
R _{0JA}	Junction-to-Ambient (PCB mount) **		50	°C/W
R _{0JA}	Junction-to-Ambient		110	

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions		
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	55			V	$V_{GS} = 0V, I_{D} = 250\mu A$		
ΔV _{(BR)DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient		0.055	_	V/°C	Reference to 25°C, I _□ = 1mA		
R _{DS(on)}	Static Drain-to-Source On-Resistance	_		0.027		V _{GS} = 10V, I _D = 26A ⊕		
V _{GS(th)}	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$		
g fs	Forward Transconductance	17			S	V _{DS} = 25V, I _D = 25A⑦		
	Paris to Course Lealer as Courset		l	25		V _{DS} = 55V, V _{GS} = 0V		
I _{DSS}	Drain-to-Source Leakage Current			250	μA	V _{DS} = 44V, V _{GS} = 0V, T _J = 150°C		
	Gate-to-Source Forward Leakage			100	- 0	V _{GS} = 20V		
I _{GSS}	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -20V		
Qa	Total Gate Charge			65		I _D = 25A		
Q _{gs}	Gate-to-Source Charge			12	nC	V _{DS} = 44V		
Q _{gd}	Gate-to-Drain ("Miller") Charge			27		V _{GS} = 10V, See Fig. 6 and 13 ⊕ ⑦		
t _{d(on)}	Turn-On Delay Time		7.3			V _{DD} = 28V		
tr	Rise Time		69			I _D = 25A		
t _{d(off)}	Turn-Off Delay Time		47		ns	$R_G = 12\Omega$		
tf	Fall Time		60			R _D = 1.1Ω, See Fig. 10 ⊕ ⑦		
	Internal Drain Inductance		4.5		nH	Between lead,		
L _D						6mm (0.25in.)		
L _S			7.5			from package		
	Internal Source Inductance					and center of die contact®		
Ciss	Input Capacitance	T —	1300			V _{GS} = 0V		
Coss	Output Capacitance		410		pF	V _{DS} = 25V		
C _{rss}	Reverse Transfer Capacitance		150			f = 1.0MHz, See Fig. 5⑦		

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions		
Is	Continuous Source Current			44®		MOSFET symbol		
	(Body Diode)			440	A	showing the		
I _{SM}	Pulsed Source Current			160		integral reverse		
	(Body Diode) ⊕⊘					p-n junction diode.		
V _{SD}	Diode Forward Voltage			1.3	V	T _J = 25°C, I _S = 22A, V _{GS} = 0V ⊕		
t _{rr}	Reverse Recovery Time		65	98	ns	T _J = 25°C, I _F =25A		
Qrr	Reverse RecoveryCharge		160	240	nC	di/dt = 100A/µs ⊕ ⑦		
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$)						

Notes:

- Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- $V_{DD} = 25V$, starting $T_J = 25^{\circ}C$, $L = 470 \mu H$ $R_G = 25Ω$, $I_{AS} = 25A$. (See Figure 12)
- $\label{eq:loss_def} \begin{tabular}{ll} $I_{\text{SD}} \leq 25A$, di/dt \leq 320A/\mu s, $V_{\text{DD}} \leq V_{(BR)DSS}$, \\ $T_{\text{J}} \leq 175^{\circ}C$ \end{tabular}$
- ④ Pulse width \leq 300µs; duty cycle \leq 2%.
- ⑤ Calculated continuous current based on maximum allowable junction temperature; Package limitation current = 20A
- This is applied for I-PAK, Ls of D-PAK is measured between lead and center of die contact
- ② Uses IRFZ44N data and test conditions
- ** When mounted on 1" square PCB (FR-4 or G-10 Material).
 For recommended footprint and soldering techniques refer to application note #AN-994

International TOR Rectifier

IRFR/U1205PbF




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area

International TOR Rectifier

IRFR/U1205PbF




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit



- * Reverse Polarity for P-Channel
- ** Use P-Channel Driver for P-Channel Measurements




*** V_{GS} = 5.0V for Logic Level and 3V Drive Devices


Fig 14. For N Channel HEXFETS




D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)







NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
 LEAD DIMENSION UNCONTROLLED IN L5
- DIMENSION D1 AND E1 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
 SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 [0.127] AND
- JOID (0.250 FROM THE LEAD TIP.


 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED

 0.05" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST


 EXTREMES OF THE PLASTIC BODY.
- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.


	DIMENSIONS					
SYMBOL	MILLIM	ETERS	INC	HES		
	₩N.	WAX.	MIN.	MAX,	NOTES	
A	2,18	2.39	.086	.094		
A1		0.13		.005		
b	0.64	0.89	.025	.035	5	LEAD ASSIGNMENTS
ь1	0.64	0.79	.025	0.031	5	
b2	0.76	1,14	.030	.045		HEXFET
b3	4.95	5.46	.195	.215		
c	0.46	0.61	.018	.024	5	1 GATE
c1	0.41	0.56	.016	.022	5	2 DRAIN
c2	.046	0.89	.018	.035	5	3 SOURCE
D	5.97	6,22	.235	.245	6	4 DRAIN
D1	5.21	-	.205	-	4	
Ε	6.35	6.73	.250	.265	6	IGBTs, CoPACK
E1	4.32	-	.170		4	IGUTS, CUI ACK
e	2,29		.090	BSC		1 GATE
н	9.40	10,41	.370	.410		2 COLLECTOR
L	1,40	1,78	.055	.070		3. – EMITTER
L1	2,74	REF.	.108 REF.			4 COLLECTOR
L2	0.051 BSC		.020	BSC		
L3	0.89	1.27	.035	.050		
L4		1.02		.040		
L5	1,14	1.52	.045	.060	3	
	0"	10"	0.	10"		
01	0.	15"	0.	15*		
					1	

D-Pak (TO-252AA) Part Marking Information



Note: "P" in assembly line position indicates "Lead-Free"






International IOR Rectifier

IRFR/U1205PbF

I-Pak (TO-251AA) Package Outline (Dimensions are shown in millimeters (inches)



UILJ,							
1	DIMENSIONING	AND	TO EDANCING	DED	ACME	V14 5	١

- DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
 DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED 0.005" (0.127) PER SIDE, THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- THERMAL PAD CONTOUR OPTION WITHIN DIMENSION 64, L2, E1 & D1.
- LEAD DIMENSION UNCONTROLLED IN L3.
- DIMENSION 61, 63 APPLY TO BASE METAL ONLY. OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA.


DIMENSIONS

CONTROLLING DIMENSION : INCHES.


LEAD ASSIGNMENTS

HEXFET


- 1 GATE 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN




VIEW A-A



I-Pak (TO-251AA) Part Marking Information








International

TOR Rectifier


D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES:

1. OUTLINE CONFORMS TO EIA-481.

Data and specifications subject to change without notice.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.12/04

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.