

Instituto Politécnico Nacional Escuela Superior de Cómputo Academia de Sistemas Digitales



Arreglos en VHDL

Autor: Victor Hugo García Ortega

CLASIFICACION

Los arreglos son colecciones de objetos del mismo tipo.

- Los arreglos pueden ser de 1 dimensión (1D)
- Los arreglos pueden ser de 2 dimensiones (2D)
- Los arreglos pueden ser de 1x1 dimensión (1Dx1D)
- Pueden ser de dimensiones mayores pero generalmente no son sintetizables.

DECLARACION

Los arreglos se tienen que especificar con TYPE:

```
TYPE nombre_tipo IS ARRAY (especificacion) OF data_type;
```

Después podemos declarar señales, constantes o variables de ese nuevo tipo de dato:

```
SIGNAL nombre_senial: nombre_tipo [:= valor_inicial];
```

Arreglo de 1D

```
TYPE ARREGLO IS ARRAY ( 3 DOWNTO 0 ) OF STD_LOGIC; SIGNAL A1 : ARREGLO := "1101";
```

```
A1 <= ('1','0','0','0');
A1(0) <= '0';
```

```
SIGNAL A2 : STD_LOGIC_VECTOR( 3 DOWNTO 0 ) := "1101";
```

```
A2 <= ('0','1','1','0');
A2(2) <= '1';
```

1 1 0 1

Arreglo de 1D X ID

```
TYPE renglon IS ARRAY (3 DOWNTO 0) of STD_LOGIC;
TYPE matriz IS ARRAY (0 TO 4) OF renglon;
SIGNAL A1: matriz := ("1101","1001","0110","0101","1001");

TYPE matriz2 IS ARRAY (0 TO 4) OF STD_LOGIC_VECTOR (3 downto 0);
SIGNAL A2: matriz2 := ("1101","1001","0110","0101","1001");
```

```
A1 <=( ('1','1','0','1'), ('1','0','0','1'), ('0','1'), ('0','1','0','1'), ('0','1','0','1'), ('0','1','0','1'));

A1(0) <= "1010";
A1(1)(2) <= '1';

A2 <=( ('1','1','0','1'), ('1','0','0','1'), ('0','1','1'), ('0','1','1'), ('0','1','0','1'));

A2(2) <= "1010";
A2(2) <= "1010";
A2(2)(3) <= '1';

4 1 0 0 1
```

Arreglo de 2D







En la inicialización si se puede colocar los valores como un vector, pero no en el acceso individual a los elementos

Arreglo de 2Dx1D

```
26
                                                        00001
27
    A1 <= ( ("10010", "10001", "01001"),
28
             ("11011", "01001", "01001"),
                                                        00001
                                                                  01101
29
             ("11111", "01001", "01111"),
30
             ("10011", "00101", "01001"));
                                                        00001
                                                                  01101
31
                                                        00001
                                               11011
                                                                  01101
32
    A1(1,2) <= "01010";
33
```

Arreglo de 3D

MEMORIA ROM

Para declarar una memoria ROM en VHDL usamos un arreglo constante. Organización de 4 x 7.

```
17 CONSTANT LH : STD_LOGIC_VECTOR(6 DOWNTO 0):= "1001000";
18 CONSTANT LO : STD_LOGIC_VECTOR(6 DOWNTO 0):= "00000001";
19 CONSTANT LL : STD_LOGIC_VECTOR(6 DOWNTO 0):= "1110001";
20 CONSTANT LA : STD_LOGIC_VECTOR(6 DOWNTO 0):= "0001000";
21
22 TYPE MEMORIA IS ARRAY ( 3 DOWNTO 0 ) OF STD_LOGIC_VECTOR(6 DOWNTO 0);
23 CONSTANT ROM : MEMORIA := ( LH, LO, LL, LA );
24
```

Para accesar a sus elementos:

```
28     DATO <= ROM( CONV INTEGER(DIRECCION) );</pre>
```

MEMORIA ROM

```
1 library IEEE;
2 use IEEE.STD LOGIC 1164.ALL;
3 use IEEE.STD LOGIC UNSIGNED.ALL;
 5 entity ROM is
      GENERIC( BITS BUS DIR : INTEGER := 3;
                BITS BUS DATOS : INTEGER := 7 );
 8
      Port (
9
              DIRECCION: IN STD LOGIC VECTOR( BITS BUS DIR-1 DOWNTO 0 );
              BUS DATOS : OUT STD LOGIC VECTOR( BITS BUS DATOS-1 DOWNTO 0 );
10
              CS : IN STD LOGIC
11
      );
13 end ROM;
15 architecture MEMORIA of ROM is
16 CONSTANT H: STD LOGIC VECTOR(6 DOWNTO 0) := "1001000"; --H
17 CONSTANT O: STD LOGIC VECTOR(6 DOWNTO 0) := "0000001"; -- 0
18 CONSTANT L: STD LOGIC VECTOR(6 DOWNTO 0) := "1110001"; -- L
19 CONSTANT A: STD LOGIC VECTOR(6 DOWNTO 0) := "0001000"; -- A
20 CONSTANT C: STD LOGIC VECTOR(6 DOWNTO 0) := "1011101"; -- "
22 TYPE MEMORIA IS ARRAY ( 5 DOWNTO 0 ) OF STD_LOGIC_VECTOR(BUS_DATOS'RANGE);
23 CONSTANT ROM : MEMORIA := ( C, H, O, L, A, C );
24 SIGNAL DATO : STD_LOGIC_VECTOR( BITS_BUS_DATOS-1 DOWNTO 0 );
25 begin
26
27
      DATO <= ROM( CONV INTEGER(DIRECCION) );
28
29
      PBUF : PROCESS ( CS, DATO )
30
      BEGIN
31
           IF(CS = '1')THEN
32
               BUS DATOS <= DATO;
33
           ELSE
34
               BUS DATOS <= (OTHERS => 'Z');
35
           END IF:
       END PROCESS PBUF;
37 end MEMORIA;
```

Organización de 6x7

MEMORIA ROM

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 use IEEE.STD LOGIC UNSIGNED.ALL;
 5 entity ROM is
       GENERIC ( BITS BUS DIR : INTEGER := 7;
                BITS BUS DATOS : INTEGER := 8 );
      Port (
 9
              DIRECCION: IN STD LOGIC VECTOR (BITS BUS DIR-1 DOWNTO 0);
              BUS DATOS : OUT STD LOGIC VECTOR( BITS BUS DATOS-1 DOWNTO 0 );
10
              CS : IN STD_LOGIC
11
12
      );
13 end ROM;
14
15 architecture MEMORIA of ROM is
16 TYPE MEMORIA IS ARRAY ( O TO 2 **BITS BUS DIR-1 ) OF
                           STD_LOGIC_VECTOR(BUS_DATOS'RANGE);
18 CONSTANT ROM : MEMORIA := ( X"03",
                               X"45",
20
                               X"A3",
21
                               X"B2",
22
                               OTHERS => X"00"
24 SIGNAL DATO: STD LOGIC VECTOR( BITS BUS DATOS-1 DOWNTO 0 );
25 begin
26
27
      DATO <= ROM( CONV INTEGER(DIRECCION) );
28
29
       PBUF : PROCESS( CS, DATO )
30
       BEGIN
31
           IF(CS = '1')THEN
32
               BUS DATOS <= DATO;
33
           ELSE
34
               BUS DATOS <= (OTHERS => 'Z');
35
           END IF:
36
       END PROCESS PBUF;
37 end MEMORIA;
```

Organización de 128x8

MEMORIA RAM

```
entity RAM2B ASINC is
   Port (
           RW : in STD LOGIC;
           CS : in STD LOGIC;
           DIRECCION: in STD LOGIC VECTOR (4 downto 0);
           DATAIN : in STD LOGIC VECTOR (3 downto 0);
           DATAOUT : out STD LOGIC VECTOR (3 downto 0));
end RAM2B ASINC;
architecture PROGRAMA of RAM2B ASINC is
TYPE MEMORIA IS ARRAY (0 TO 31) OF STD LOGIC VECTOR(3 DOWNTO 0);
SIGNAL RAM : MEMORIA;
begin
  PRAM : PROCESS( CS, RW, RAM, DATAIN )
  BEGIN
     DATAOUT <= (OTHERS => 'Z');
     IF(CS = '1')THEN
        IF(RW = "0")THEN
            RAM( CONV INTEGER(DIRECCION) ) <= DATAIN;</pre>
         ELSE
            DATAOUT <= RAM( CONV INTEGER(DIRECCION) );
        END IF:
     END IF:
  END PROCESS PRAM;
end PROGRAMA;
```

Memoria con escritura y lectura asíncrona. Organización de 32 x 4.

MEMORIA RAM

```
entity RAM2B is
   Port ( CLK, RW, CS : IN STD LOGIC;
           DIRECCION: IN STD LOGIC VECTOR (5 downto 0);
           DATAIN: IN STD LOGIC VECTOR (7 downto 0);
           DATAOUT : OUT STD LOGIC VECTOR (7 downto 0));
end RAM2B;
architecture PROGRAMA of RAM2B is
TYPE MEMORIA IS ARRAY (0 TO 63) OF STD LOGIC VECTOR(7 DOWNTO 0);
SIGNAL RAM : MEMORIA;
begin
   PRAM : PROCESS( CS, RW, CLK, RAM, DATAIN )
  BEGIN
     DATAOUT <= (OTHERS => 'Z');
     IF(CS = '1')THEN
        IF(RW = "0")THEN
            IF ( CLK'EVENT AND CLK = '1' ) THEN
               RAM( CONV INTEGER (DIRECCION) ) <= DATAIN;
            END IF:
         ELSE
            DATAOUT <= RAM( CONV INTEGER(DIRECCION) );
         END IF:
     END IF:
   END PROCESS PRAM;
end PROGRAMA;
```

Memoria con escritura síncrona y lectura asíncrona. Organización de 64 x 8.

MEMORIA RAM

```
entity RAM2B SINC is
   Port ( CLK, RW, CS : in STD LOGIC;
           DIRECCION: in STD LOGIC VECTOR (6 downto 0);
           DATAIN: in STD LOGIC VECTOR (7 downto 0);
           DATAOUT : out STD LOGIC VECTOR (7 downto 0));
end RAM2B SINC;
architecture PROGRAMA of RAM2B SINC is
TYPE MEMORIA IS ARRAY (0 TO 127) OF STD LOGIC VECTOR (7 DOWNTO 0);
SIGNAL RAM : MEMORIA;
begin
  PRAM : PROCESS( CS, RW, CLK, RAM, DATAIN )
  BEGIN
     IF ( CLK'EVENT AND CLK = '1' ) THEN
        DATAOUT <= (OTHERS => 'Z');
         IF(CS = '1')THEN
            IF(RW = "0")THEN
                  RAM( CONV INTEGER (DIRECCION) ) <= DATAIN;
            ELSE
               DATAOUT <= RAM( CONV INTEGER(DIRECCION) );
            END IF:
         END IF:
     END IF:
  END PROCESS PRAM;
end PROGRAMA;
```

Memoria con escritura Y lectura síncrona. Organización de 128 x 8.

