# 1007ICT / 1807ICT / 7611ICT Compater Systems & Metworks

https://eduassistpro.github.io/

3C. Digitald Logichanedu\_assist Circuits

Dr. Sven Venema

Dr. Vallipuram Muthukkumarasamy

## **Last Lecture:**

#### **Topics Covered:**

#### Assignment Project Exam Help

- Logic un coder logic https://eduassistpro.github.io/ing
- Half and Add WeChat edu\_assist\_pro

#### **Lecture Content**

- Learning objectives
- Arithmetic logic unit
- Binary multiplication and division
- Shifting Assignment Project Exam Help
- Sequential
- Data latche https://eduassistpro.github.io/
- Clocks and synchronicatio edu\_assist\_pro
- Registers, Buses, Comput


## **Learning Objectives**

At the end of this lecture you will have gained an understanding of:

- Arithmetignogict Protifict Exam Help
- Binary mhttps://eduassistpro.gitinb.io/
- Shifting Add WeChat edu\_assist\_pro
- Sequential Logic
- Data latches, S-R Latch
- Clocks and synchronisation
- Registers, Buses, Computer memory

#### ALU — Arithmetic Logic Unit (Section 7.2)

- The ALU is a general processing element
- It puts everything we have learnt together
- ALUs are combined in parallel for multi-bit versions




# Multiplication and Division By 2

 To multiply by 2 in binary, shift bits left and insert a zero at the right hand side.

$$0001_2 = 1_{10}$$
  
 $0010_2 = 2_{10}$   
 $0100_2 = 4_{10}$ 

https://eduassistpro.github.io/

To divide by 2eithat edu\_assistbitsoright and insert a zero at the ide.



$$0111_2 = 7_{10}$$
  
 $0011_2 = 3_{10}$   
 $0001_2 = 1_{10}$ 

#### **Shifters**

- We can use multiplexors to shift bits left and right.
- We need to select each output bit to be the input bit on its left or right side

Assignment Project Exam Help Inputs puts **D4 D3 D2 D1** D0os://eduassistpro.githu **Shift Left X3** Outputs **X3 X3 X2 X1 X3 X2 X1 X0** ts chat edu assisi **D3 D0** Sign or 0 0 Left / Right

**X2** 

**X1** 

**X0** 


**X3** 

4 bit shifter

#### **Shifters**

 What if we also want the shifter to not shift or to set the output to zero? Use a 4-input multiplexor

SEL	Out
00	Zero
01	Right
10	Left
11	Thru



## **Arbitrary Multiplication**

- To multiply by other numbers say A \* B we could add A to itself B times, but it's faster to use shifts and adds like this...
- The powers of 2 you need to add to get the multiplicand determines the number combination of shifts and addition we need to perform on the multiplier (ie the 1s in its binary value)
- Let Assignment Project Exam Help

 10 x 5 = ( https://eduassistpro.github.io/

5 = 101 <sub>2</sub>		fts	Binary	Hex
$5 = 101_2$ $= 1600 d \text{ WeChat } 6$	edu_a	assist <u>&lt;</u> ⊅	<mark>r</mark> @1000	28
= 4 + 1	10 x 1	1010 << 0	001010	0A

•  $10 \times 7 = (10 \times 4) + (10 \times 2) + (10 \times 1) = 1000110_2$ 


$$7 = 111_{2}$$
  
=  $100_{2} + 10_{2} + 1_{2}$   
=  $4 + 2 + 1$ 

Mult.	Shifts	Binary	Hex
10 x 4	1010 << 2	101000	28
10 x 2	1010 << 1	010100	14
10 x 1	1010 << 0	001010	0A

## **Multiplication Example**


#### Multiply Sum $\leftarrow$ A x B


- Check every bit position of B so that if:
  - bit position 0 of B is 1, add A to the sum.
  - bit position 1 of B is 1, add A << 1 to the sum.</li>
  - bit position 2 of B is 1, add A << 2 to the sum.</li>
  - · Aiffighments Isrolagia Examination
  - etc..



## **Arbitrary Division**

For arbitrary division we can use basic binary long division.






## Sequential Logic (Section 2.5)

- Previously we looked at combinatorial logic which produces an output as some combination of the input values.
- Sequeigtiale to grow protocos biolout that depen https://eduassistpro.github.io/

Add WeChat edu\_assist\_pro




#### Data Latches

- None of the logic functions we saw before can store any data... bits come in and go straight out again.
- A *Latch* is a logic function that can store bits
   Consider the following logic:


https://eduassistpro.github

• This can store a 1 bit b another input to tell it to store a '0'bit, like this.




#### S-R Latch (RS-Bistable)

 Let's rearrange the logic a bit as follows using the rules of logic (using DeMorgan's Theorem):



## Clocks and Synchronisation


- The main problem with latches is that after the inputs change the output is unstable for a short time.
- If we directly connect the output of a latch to the input of another circuit then the circuit may be unstable
- A clock signal can control when a latch can load its inputs afte https://eduassistpro.github.io/




- Clocked latches are sometimes called Flip-Flops;
- The faster the clock the faster that data can be stored/read into a latch

#### Data Latch (Level-Triggered D-Type bistable)

- We can use DeMorgan's Theorem again to convert the Latch to use NAND gates that is set using OFF inputs.
  - Both inputs are normally ON
  - Setting S to OFF sets the data state to 1
  - Setting stage set of the State of the Setting of
  - Having bo
  - When bot https://eduassistpro.githubដូ០/
- A simple modification of at edu\_assistersion lets us create the useful **D-Latch lop**





Page 16

## Bits / Bytes / Words

- If computer memory was only addressed one bit at a time, it would take quite a long time to retrieve enough data to any serious processing.
- Most computers do not process individual bits but instead group them together into multiples of 8 eg 8, 16, 32, https://eduassistpro.github.io/
- These groups are descri describle.

  In the segroups are describle describle.


  In the segroups are describle describle.

  In the segroups are describle describle.
- An 8 bit word is called a Byte.
- A 4 bit word is called a *Nibble* so 1 byte = 2 nibbles
- There are no special names for other sized words.

## Registers

- Data Latches (Level-Triggered D-Type bistables) allow us to store 1 bit of information but we can group them in parallel
- This is called a register to store data consisting of multiple interest Project Exam Help
- The wordshttps://eduassistpro.githits.a/register can store


Add WeChat edu\_assist\_pro



Simple 4 bit register using D-Latches

#### **Buses**

- We can connect logic gates together with lines that convey single bits of information between them.
- With registers we have multiple input and output lines to convey N-bits of data to and from the register
   A bus is a set of lines that simultaneously conveys a
- A bus is a set of lines that simultaneously conveys set of bit https://eduassistpro.github.io/
- Two typ in computer systems: Adht Wood bint edu\_assistipt ouses.



Multipoint Buses use special gates with "tristate" outputs that can be connected together

## Computer Memory (Section 3.3)

- We can use an array of registers in series to create a memory bank.
- Every register location in the memory bank is given a unique address that is used so that we can select it and access the data et a mit Help
- An 8 bit and acce https://eduassistpro.github.io/ alta time.


Add WeChat edu\_assist\_propaid a 1 0

Fetching word at address 003 would return the value  $01100100_2 = 64_{16} = 100_{10}$ 

_								
005	1	0	0	1	1	0	0	0
004	0	0	0	0	1	0	1	0
003	0	1	1	0	0	1	0	0
002	0	0	0	0	0	0	0	0
001	1	1	1	1	1	1	0	0
000	0	0	1	1	1	1	1	1

## **Computer Memory**

- A memory bank needs some way of selecting memory addresses
- A special register called a memory address register (*MAR*) which
  is internal to the CPU contains the physical location of the next
  memory address that will be selected for reading/writing.



## Summary

#### Have considered:

- Arithmetic logic unit
- Binary multiplication and division
- Shifting
- Sequenti https://eduassistpro.github.io/
- Data latches, S-R Latedu\_assist\_pro
- Clocks and synchronisation
- Registers, Buses, Computer memory

## Next....

• Processignment Project Exam Help

https://eduassistpro.github.io/

Add WeChat edu\_assist\_pro