

211: Computer Architecture Spring 2021

Assignment Project Exam Help
Instructor: Prof. David Menendez

Topics: <https://eduassistpro.github.io/>

- Digital Logic
- Reading material available

Add WeChat edu_assist_pro

Logic Design

Assignment Project Exam Help

How does your pro operations?

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Logic Gates

Transition from representing information to implementing them

Logic gates are simple digital circuits

- Take one or more inputs and produce one output
- Produce a binary output
- Truth table: relationship between inputs and the output

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Not Gate

Truth table

Assignment Project Exam Help

<https://eduassistpro.github.io/>

implest Gate

Add WeChat edu_assist_pro

A	1	0
1		
0		

AND Gate

Two inputs, One output

A	B	C
0	0	0
0	1	0
1	0	0
1	1	1

Result is 1 only if both the inputs are 1.

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

OR Gate

A	B	C
0	0	0
0	1	1
1	0	1
1	1	1

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Logical Completeness

Can implement ANY truth table with AND, OR, NOT.

A	B	C	D
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

1. AND combinations that yield a "1" in the truth table.

2. OR the results of the AND gates.

NAND and NOR Gate

A	B	C
0	0	1
0	1	0
1	0	0
1	1	0

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

Beneath the Digital Abstraction

A digital system uses discrete values

- Represent it with continuous variables (eg, voltage), handle noise

Use transistors to implement logical functions: AND, OR, NOT

Digital symbols:

- recall that we assign a voltage to each digital (logic) symbol
<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

- assignment of voltage ranges depends on electrical properties of transistors being used
 - typical values for "1": +5V, +3.3V, +2.9V
 - from now on we'll use +2.9V

Transistor: Building Block of Computers

Microprocessors contain millions (billions) of transistors

- Intel Pentium 4 (2000): 48 million
- IBM PowerPC 750FX (2002): 38 million
- IBM/Apple Assignment Project Exam Help
PowerPC G5 (2003): 58 million

Logically, each tra <https://eduassistpro.github.io/>

Combined to implement logic fun
Add WeChat edu_assist_pro

- AND, OR, NOT

Combined to build higher-level structures

- Adder, multiplexer, decoder, register, ...

Combined to build processor

DeMorgan's Law

Converting AND to OR (with some help from NOT)

Consider the following gate:



To convert AND to OR
(or vice versa),
inputs and output.

A	B	\overline{A}	\overline{B}		
0	0	1	1	1	0
0	1	1	0	0	1
1	0	0	1	0	1
1	1	0	0	0	1

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

DeMorgan's Laws:

$$1. \overline{PQ} = \overline{P} + \overline{Q}$$

$$2. \overline{\overline{P} + \overline{Q}} = \overline{\overline{P}} \cdot \overline{\overline{Q}}$$

Same as A+B!

NAND and NOR Functional Completeness

Any gate can be implemented using either NOR or NAND gates.



Why is this important?

- When building a chip, easier to build one with all of the same gates.

Assignment Project Exam Help


<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro



<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro



More than 2 Inputs?

AND/OR can take any number of inputs.

- AND = 1 if all inputs are 1.
- OR = 1 if any input is 1.
- Similar for NAND/NOR.

Assignment Project Exam Help

Can implement with CMOS circuit. <https://eduassistpro.github.io/> s or with single

Add WeChat edu_assist_pro

Circuit Design

Have a good idea. What kind of circuit might be useful?

Derive a truth table for this circuit

Derive a Boolean expression for the truth table

Build a circuit given

- Building the circuit from a truth table to actual gates. This part is easy.
- Deriving the Boolean expression from a truth table. Deriving a good one is tricky.

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Converting Truth Table to Boolean Expression

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Given a circuit, isolate the rows in which the output of the circuit should be **true**

Converting Truth Table to Boolean Expression

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Given a circuit, isolate that rows in which the output of the circuit should be true

A product term that contains exactly one instance of every variable is called a minterm

Converting Truth Table to Boolean Expression

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Given the expressions for each row, build a larger Boolean expression for the entire table.

- This is a **sum-of-products (SOP)** form.

Canonical Forms

We have studied two canonical forms

1. Sum of Products (SoP)
2. Product of Sums (PoS)

How to convert to SoP from PoS (multiple through)

How to convert to PoS from SoP through, complement via DeMorgan's)

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Formal Definition of Minterms

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Converting Truth Table to Boolean Expression

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Finally build the circuit.

- Problem: SOP forms are often not minimal.
- Solution: Make it minimal. We'll go over two ways.

First Approach: Algebraic

Simply use the rules of Boolean logic

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

The Result

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Decoder

n inputs, 2^n outputs

- exactly one output is 1 for each possible input pattern

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

***2-bit
decoder***

Decoder Circuits

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Decoder Example

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Internal 2:4 Decoder Design

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

2:4 Decoder from 1:2 Decoders

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Hierarchical 3:8 Decoder

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Encoder: Inverse of Decoder

Inverse of decoder: converts m bit input to n bit output

($n \leq m$)

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Multiplexer (MUX)

n -bit selector and 2^n inputs, one output

- output equals one of the inputs, depending on selector

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

4-to-1 MUX

Multiplexers (Muxes)

Combinational circuit that selects binary information from many inputs to one output

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Functions with Decoders or Muxes

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Can we do it a Smaller Mux?

Can actually use a smaller mux with a trick:

$$F = A\overline{C} + BC$$

Look at the rows below, A & B have the same value, C iterates between 0 & 1

For the pair of rows, F either equals 0 or 1, C or not(C)

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Another Example

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Where are we?

We have already seen

- Basic gates: AND, NOT, OR
- Building blocks: Decoder and Multiplexer
- Implement circuit
- We know: (a) mi
- We know basic identities

Assignment Project Exam Help

<https://eduassistpro.github.io/cts>

Add WeChat edu_assist_pro

Implement A+B

With Multiplexers

(1) Using 2:1 mux

Assignment Project Exam Help

(2) Using 4:1 mux

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

With Decoders

(1) Using a 2:4 decoder

Half Adder

Add two bits and produce a sum and a carry.

How do we go about building the circuit?

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Full Adder

Add two bits and carry-in,
produce one-bit sum and carry-out.

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

A	B	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Four-bit Adder

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Karnaugh Maps or K-Maps

K-maps are a graphical technique to view minterms and how they relate.

The “map” is a diagram made up of squares, with each square representing a minterm.

Minterms resulting in “1”, all others are marked “0”

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

2 Variable K-Map

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

2 Variable K-Map

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

2 Variable K-Map

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro


0	1
0	1

Finding Commonality

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro



Finding the “best” solution

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Grouping become simplified products.

Both are “correct”. “A+B” is preferred.

Simplify Example

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro


Simplify Example

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

3 Variable K-Maps




Assignment Project Exam Help

<https://eduassistpro.github.io/>

- Note in higher maps, several variables can be grouped by a given axis
- The sequence of 1s and 0s follows a specific sequence.
- Grey code is a number system where two successive values differ only by 1-bit

3 Variable K-Maps




Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

3 Variable K-Maps




Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

3 Variable K-Maps




Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

3 Variable K-Maps




Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

3 Variable K-Maps



Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Back to our earlier example.....


Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

The K-map and the algebraic produce the same result.


Up... up... and let's keep going



<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Few more examples



Few more examples

		D			
		CD			
A \ B		00	01	11	10
00					
01					
11					
10					

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Don't Care Conditions

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Don't Cares can Greatly Simplify Circuits

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Design Example

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Design Example

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Design Example

We will do f, but you should be able to design a-e as well

$$+X\overline{Y} \quad + X\overline{Y}$$

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Combinational Circuits

Stateless circuits

Outputs are function of inputs only

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Time and State

SEQUENTIAL CIRCUITS

How are Sequential Circuits different from Combinational Circuits?

Outputs of sequential logic depend on both current and prior values – it has memory

Definitions: **Assignment Project Exam Help**

State: all the information that defines the current state of the circuit and explains its future behavior

Add WeChat edu_assist_pro

Latches and flip-flops: state elements that store one bit of state

Synchronous sequential elements: combinational logic followed by a bank of flip-flops

Enabler Circuits

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Bistable Circuits

Fundamental building blocks of other elements

No inputs

Two outputs (Q and Q')

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Bistable Circuit Analysis

Consider all the cases

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Bistable circuit stores 1 bit of state (Q , or Q')

But there are no inputs to control state

Set/Reset Latch

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

S/R Latch Analysis

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

S/R Latch Analysis

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

S/R Latch Symbol

Set operation – makes output 1 ($S = 1, R = 0, Q = 1$)

Reset operation – makes output 0 ($S = 0, R = 1, Q = 0$)

What about invalid state? ($S = 1, R = 1$)

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

D Latch

Two inputs (C and D)

C: controls when the output changes


D (data input): controls what the output changes to

When $C = 1$, D passes through to the output (parent latch)

When $C = 0$, Q holds its previous value (latch)

Add WeChat edu_assist_pro

D Latch
Symbol



D Latch Internal Circuit

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

How to Coordinate with Multiple Components?

But how do we coordinate computations and the changing of state values across lots of different parts of a circuit?

Assignment Project Exam Help

We use CLOCKING (eg. 2.6GHz clock on Intel processors)

On each clock pulse <https://eduassistpro.github.io/> computations are performed, and results stored in l

Add WeChat edu_assist_pro

How to introduce clocks into latches?

Flip-flops: Latches on a Clock

A straightforward latch is not safely synchronous (or predictably synchronous)


Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Flip-flops designed so that outputs will NOT change within a single clock pulse

D Flip-Flop



When CLK is 0

- master is enabled (N1 obtains put to the master)
- slave is disabled (Old output is still output)

When CLK is 1

- then master is disabled (N1 is the old value)
- Slave is enabled, it copies N1 into output

D Flip-Flop Summary

Two inputs: Clk, D

Function


- The flip-flop samples D on rising clock edge
- When clock goes from 0 to 1, D passes through Q
- Otherwise, Q holds
- Q only changes on rising clock edge
- Flip-flop is called “edge-triggered” because it is activated only on the clock edge

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

D Flip-Flop
Symbols



Flip-Flop versus Latch

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Registers

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Finite State Machines

FSM = State register + combinational logic

Stores the next state and loads the next state at clock edge

Computes the next state and computes the outputs

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Traffic Light Controller Example

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

FSM State Transition Diagram

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

FSM State Transition Table

State transitions from diagram can be rewritten in a state transition table

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Encoded State Transition Table

After selecting a state encoding, the symbolic states in the transition table can be realized with current state/next state bits

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Computing Next State Logic

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

From K-maps, figure out expressions for e:

$$S'_1 = S_1 \oplus S_0$$

$$S'_0 = \overline{S_1} \overline{S_0} \overline{T_A} + S_1 \overline{S_0} \overline{T_B}$$

FSM Output Table

FSM output logic is computed in similar manner as next state logic

In this system, output is a function of current state (Moore machine)

Alternative – Mealy machine (output function of both current state and inputs, though we won't cover this in class)

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

$$L_{A1} = S_1; L_{A0} = \overline{S_1} S_0$$

$$L_{B1} = \overline{S_1}; L_{B0} = S_1 S_0$$

State Register: Assume D-FF

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

FSM: Figure out Next State Logic

$$S'_1 = S_1 \oplus S_0$$

$$S'_0 = \overline{S_1} \overline{S_0} \overline{T_A} + S_1 \overline{S_0} \overline{T_B}$$

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

FSM: Figure out Output Logic

$$L_{A1} = S_1; L_{A0} = \overline{S_1} S_0$$

$$L_{B1} = \overline{S_1}; L_{B0} = S_1 S_0$$

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

FSM Example 2

Design an FSM that detects a stream of three or more consecutive 1s on an input stream

Input: 0 1 1 0 1 0 1 1 0 1 1 1 0 1 ...

Output: 0 0 1 0 0 0 1 0 0 0 1 0 0 0 ..

Add WeChat edu_assist_pro

Finite State Machine for the 3 1's problem

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

FSM Truth Table

Truth Table for Next State (AN and BN are next states)

A	B	X	AN	BN
0	0	0	0	0
0	0	1	0	1
0	1	0	0	0
0	1	1	1	0
1	0	0	0	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Encoding

	A	B
S0	0	0
S1	0	1
S2	1	0
S3	1	1

We need two bits
to encode 4 states
(lets call these bits A & B)

FSM with D-Flip Flops

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro


$$A' = A X + B \bar{X} = (A + B) X + \bar{B} X = (A + \bar{B}) X$$

$$Y = A \bar{N}, B N$$

FSM Circuit

$$A' = A X + B X = (A + B) X$$

$$B' = A X + \overline{B} X = (A + \overline{B}) X$$



Backup

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro


n-type MOS Transistor

MOS = Metal Oxide Semiconductor

- two types: n-type and p-type

n-type

- when Gate has positive voltage, short circuit between #1 and #2
- when Gate has 0V, open circuit between #1 and #2



Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

p-type MOS Transistor


p-type is complementary to n-type

- when Gate has positive voltage, open circuit between #1 and #2
- when Gate has zero voltage, short circuit be

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro



CMOS Circuit

Complementary MOS

Uses both n-type and p-type MOS transistors

- p-type
 - Attached to + voltage
 - Pulls output ^{zero} to zero
- n-type
 - Attached to GND
 - Pulls output voltage DOWN when input is one

MOS transistors are combined to form Logic Gates

For all inputs, make sure that output is either connected to GND or to +, but not both!

Inverter (NOT Gate)

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WhatsApp  edu_assist_pro

In	Out
0 V	2.9 V
2.9 V	0 V

In	Out
0	1
1	0