

# Assignment Project Exam Help

Figure 1 Timing chart comparison between two types of CPUs

<https://eduassistpro.github.io/>

Add WeChat edu\_assist\_pro

Figure 2 Pipeline instruction fetch (IF) stage




Figure 1 Pipeline instruction decode (ID) stage

## Assignment Project Exam Help

4. Table 1 lists the names

Table 1 MIPS gen

<https://eduassistpro.github.io/>

Register Name	Register Number	Usage
\$zero	0	
\$at	1	
\$v0, \$v1	2, 3	es
\$a0 - \$a3	4 - 7	Function argument values
\$t0 - \$t7	8 - 15	Temporary (caller saved)
\$s0 - \$s7	16 - 23	Temporary (callee saved)
\$t8, \$t9	24, 25	Temporary (caller saved)
\$k0, \$k1	26, 27	Reserved for OS Kernel
\$gp	28	Pointer to Global Area
\$sp	29	Stack Pointer
\$fp	30	Frame Pointer
\$ra	31	Return Address

5. Table 2 lists some MIPS instructions that will be implemented in our CPU

Table 2 MIPS integration instruction

# Assignment Project Exam Help

<https://eduassistpro.github.io/>

6. Initialize the first 10 words of the **Data** memory with the following HEX values:

Add WeChat edu\_assist\_pro

A00000A
1000001
2000002
30000033
40000044
50000055
60000066
70000077
80000088
90000099

7. Write a Verilog code that implement the following instructions using the design shown in Figure 2 and Figure 3. Write a Verilog test bench to verify your code: (You have to show all the signals written into the IF/ID register and the ID/EXE register in your simulation outputs)

#	address	instruction	comment
100:		lw \$v0, 00(\$at)	# \$2 ← memory[\$1+00]; load x[0]
104:		lw \$v1, 04(\$at)	# \$3 ← memory[\$1+04]; load x[1]

Assume that the register \$at has the value of 0

8. Write a report that contains the following:
- Your Verilog design code. Use:
    - Device: XC7Z010- CLG400 -1 or choose any other FPGA type. You can use Arria II if you are using Quartus II software.

- b. Your Verilog® Test Bench design code. Add “`timescale 1ns/1ps” as the first line of your test bench file.
  - c. The waveforms resulting from the verification of your design with simulation showing all the signals written into the IF/ID register and the ID/EXE register.
  - d. The design schematics from the Xilinx synthesis of your design. Do not use any area constraints.
  - e. Snapshot of the I/O Planning and
  - f. Snapshot of the floor planning
9. REPORT FORMAT: Free form, but it must be:
- g. One report per student.
  - h. Have a cover sheet with identification: Title, Class, Your Name, etc.
  - i. Using Microsoft word and it should be uploaded in word format not PDF. If you know LaTeX, you should upload the Tex file in addition to the PDF file.
  - j. Double spaced

**10. You have to upload the whole project design file zipped with the word file.**

Please find below some hints that may help you in the implementation of this lab.

- You should have a module for each of the pieces of the CPU, 9 in total for this lab. I would recommend having all 9 modules within the same Verilog design source, instead of having each module in a separate design source. Since future labs will build off of this one, I think it will be easier to access each module if they're in the same design source.
- Initialize all the registers.
- For the Sign Extension, the last example essentially gives you a hint that will help.
- For the Control Unit, there are good tables in Zybook that will help. The last example "aluc" output is going to be the 4-bit output that would come from the ALU control. Essentially, we're getting rid of the ALU control and incorporating it into the ALU control unit to help determine what this output should be.
- You will not need the Data Memory portion for this first lab; feel free to ignore this until we implement it in a later lab.
- You will almost always need an always begin block in each of your modules. Having statements outside of these blocks will generally cause errors.
- Make sure your inputs are wires and your outputs are registers. Remember, registers are the only things that can be assigned value (placed on the left-hand side of an = statement).
- You will do a lot of debugging in this lab. My advice is to debug one thing at a time, starting with as early in the stages as possible and continuing. This way, you can identify if your waveform is producing correct results.  
E.g. Make sure your program counter is incrementing correctly. Then make sure the instructions you're retrieving from the IM are correct. etc. etc.

If you haven't started yet, I highly recommend starting as soon as possible. Too many students always put this off until right before it's due and end up having major problems / not being able to finish. Future labs build upon this one; if you don't finish this lab this time around, you're going to have to finish in the future, anyway.