


lecture 4

Combinational logic 2



- ROM
 - Assignment Project Exam Help
- arithmetic <https://eduassistpro.github.io/>
 - Add WeChat edu_assist_pro
- arithmetic logic unit

January 20, 2016




Last lecture: truth tables, logic gates & circuits



Assignment Project Exam Help




Add WeChat edu_assist_pro



Recall multiplexor (selector)

$$Y = \overline{S} \cdot A + S \cdot B$$

Assignment Project Exam Help



We will use this several times later.

"Read-only Memory"

(leftover topic from last lecture)

A ₁	A ₀	Y ₂	Y ₁	Y ₀
0	0	0	1	1
0	1	0	0	1
1	0	0	0	0
1	1	1	0	0


address data

Sometimes we can think of a circuit as a "hardwired" memory (read only).

Note: the order of the A₁ address variables matters.

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro



Recall: binary arithmetic

$$\begin{array}{r} C_{n-1} \dots C_2 C_1 C_0 \\ A_{n-1} \dots A_2 A_1 A_0 \\ + B_{n-1} \dots B_2 B_1 B_0 \\ \hline S_{n-1} \dots S_2 S_1 S_0 \end{array}$$

Assignment Project Exam Help
<https://eduassistpro.github.io/>

Notes:

- $C_0 = 0$
- A, B could represent signed or unsigned numbers

Let's build an "adder" circuit.

$$\begin{array}{cccccc} C_{n-1} & \dots & C_2 & C_1 \\ A_{n-1} & \dots & A_2 & A_1 & A_0 \\ B_{n-1} & \dots & B_2 & B_1 & B_0 \\ \hline S_{n-1} & \dots & S_2 & S_1 & S_0 \end{array}$$

Assignment Project Exam Help
<https://eduassistpro.github.io/>
Add WeChat edu_assist_pro

A ₀	B ₀	S ₀	C ₁
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S_0 =$$

$$C_1 =$$


Half Adder

$$S = A \oplus B$$

Assignment Project Exam Help


<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro



$$\begin{array}{r}
 C_{n-1} \dots C_2 C_1 C_0 \\
 A_{n-1} \dots A_2 A_1 A_0 \\
 B_{n-1} \dots B_2 B_1 B_0 \\
 \hline
 S_{n-1} \dots S_2 S_1 S_0
 \end{array}$$

full adder




A_k	B_k	C_k	S_k	C_{k+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	1	1	0

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Ripple Adder



If $n = 32$, then we
Assignment Project Exam Help have long
as carries
<https://eduassistpro.github.io/>
Add WeChat edu_assist_pro We'll
do this later.

$$C_{n-1} \dots C_2 C_1 C_0$$
$$A_{n-1} \dots A_2 A_1 A_0$$
$$+ B_{n-1} \dots B_2 B_1 B_0$$

Assignment Project Exam Help

S <https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

As I mentioned before.... the *interpretation* of the S bit string depends on whether the A and B bit strings are signed or unsigned.

However, the full adder circuit does not depend on whether A and B are signed or unsigned.

Overflow

We still might want to know if we have "overflowed" :

e.g. - if the sum of two positive numbers yields a negative

- if the sum of two negative numbers yields a positive


Assignment Project Exam Help

How can we detect

e Exercises 2)

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro




TODO TODAY

- encoder
 - decoder
 - n-bit multiplexor
 - fast adder
 - ALU

Assignment Project Exam Help
<https://eduassistpro.github.io/>
Add WeChat edu_assist_pro

Encoder



many bits

code
(few bits)

Encoder Example 1

panel with
five buttons

b_4	b_3	b_2	b_1	b_0	Y_2	Y_1	Y_0
0	0	0	0	1	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	1	0	0	0	0	1	1
1	0	0	0	0	1	0	0

Assignment Project Exam Help
<https://eduassistpro.github.io/>
Add WeChat edu_assist_pro



This assumes only one button can be pressed at any time.

panel with
five buttons



b_4	b_3	b_2	b_1	b_0	T_2	T_1	T_0
○	○	○	○	○	○	○	○
X	X	X	X		○	○	1
X	X	X		○	○	1	0
X				○	○	1	1
				○	1	0	0
				○	0	0	0
					○	0	1


Assignment Project Exam Help
<https://eduassistpro.github.io/>
Add WeChat edu_assist_pro

This allows two buttons to be pressed at the same time (and encodes the one with the highest index).
lowest

Encoder Example 2

panel with
ten buttons


b₉ b₈ b₇ b₆ b₅ b₄ b₃ b₂ b₁ b₀



Assignment Project Exam Help

<https://eduassistpro.github.io/>


Add WeChat edu_assist_pro



display e.g. on a
digital watch,
calculator, etc.

buttons


lights




Each light L_i is turned on (1) by some set of button presses.

Each button b_k turns on (1) some set of lights.

Decoder



code word (in this example, it specifies which output is 1)




2-bit multiplexor

A

B

C

D




Also called a selector.
With 2 bits for the S you can select between 2^2 or 4 inputs.


Notation:

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro




More general example (2-bit multiplexor)



Selects from four n-bit inputs. For each A_i, B_i, C_i, D_i , we replicate the circuit on the previous slide, but use the same decoder circuit.

n-bit multiplexor

2^n
inputs



Assignment Project Exam Help
<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro
input?

We will next look at some examples of how multiplexors are used.



Recall the ripple adder.

The main problem is that it is slow.


Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro




How to speed up the adder ?



Instead of one 32 bit adder, think of two 16 bit adders.

We can compute the result of each, in half the time. (However, if $C_{16} = 1$, then we have to wait for it to ripple through.)

Fast Adder



Tradeoffs: we chop the time in half (almost, why?) but it increases the number of gates by more than 50% (why?). Note we can repeat this idea (recursion).

Subtraction

$$\begin{array}{r} A_{n-1} \dots A_2 A_1 A_0 \\ - B_{n-1} \dots B_2 B_1 B_0 \\ \hline \end{array}$$


Assignment Project Exam Help

<https://eduassistpro.github.io/>
S_{n-1} S_{n-2} S_{n-3}, S₀
Add WeChat edu_assist_pro

$$x - y = x + (-y)$$

↑


Invert bits and add 1.




Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro





Invert bits and add 1.

When B_{invert} is 1, this adds 1 by setting C_0 to 1.

(And also each bit in B is inverted)


Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro


$$\begin{array}{r}
 A_{n-1} \dots A_2 A_1 A_0 \\
 B_{n-1} \dots B_2 B_1 B_0 \\
 \hline
 S_{n-1} \dots S_2 S_1 S_0
 \end{array}$$

$$n = 32$$




<https://eduassistpro.github.io/> overflow

Add WeChat edu_assist_pro



See Exercises 2

Let's include a bitwise AND and OR.



The idea here is that the multiplexor chooses between addition/ subtraction, bit-wise AND and bit-wise OR.

Arithmetic Logic Unit (ALU)

