308-273 Caches, Part II

Assignment Project Exam Help

https://eduassistpro.github.io/

Add WeChat edu_assist_pro

Review

- °We would like to have the capacity of disk at the speed of the processor: unfortunately this is not feasible.
- So we create a memory hierarchy:

 Assignment Project Exam Help
 each suc
 vel contains


each suc vel contains "most ushttps://eduassistpro.githlowie/r level

- exploits temporathlo edu_assist_pro
- do the common case fast, worry less about the exceptions (design principle of MIPS)
- ° Locality of reference is a Big Idea

308- 273 (2) Slides From Patterson's 61C

Big Idea Review (1/2)

- ^o Mechanism for transparent movement of data among levels of a storage hierarchy
 - set of address/value bindings
 - address => index to set of candidates
 - compare desired address with tag
 service hit or miss
 - - load n https://eduassistpro.github.lo/



308-273 (3)

Outline

- ° Block Size Tradeoff
- Types of Cache Misses
- ° Fully Associative Cache am Help
- ° N-Way Asshttps://eduassistpro.github.io/
- ° Block Replace Weetht edu_assist_pro
- ° Multilevel Caches (if time)
- °Cache write policy (if time)

Block Size Tradeoff (1/3)

° Benefits of Larger Block Size

Very applic -Program
 Concept: https://eduassistpro.git/etb.io/instruction, it's likel 'Il execute the next few as well edu_assist_pro

Works nicely in sequential array accesses too

308- 273 (5) Slides From Patterson's 61C

Block Size Tradeoff (2/3)

- Drawbacks of Larger Block Size
 - Larger block size means larger miss penalty
 - on a miss, takes longer time to load a new block from next level

• If block s

• If block s

• It block s

- Result: Amis syrates at edu_assist_pro
- In general, minimize Average Access Time
 - = Hit Time + Miss Penalty x Miss Rate


308- 273 (6) Slides From Patterson's 61C

Block Size Tradeoff (3/3)

- Hit Time = time to find and retrieve data from current level cache
- "Miss Penalty = average time to retrieve data on a current develormist (includes the possib n successive levels of mhttps://eduassistpro.git/pub.io/
- Hit Rate = % of requ assist pro at are found in current level cache
- Miss Rate = 1 Hit Rate

308- 273 (7) Slides From Patterson's 61C

Block Size Tradeoff Conclusions



308- 273 (8) Slides From Patterson's 61C

Types of Cache Misses (1/2)

Compulsory Misses

- occur when a program is first started
- · cache does not contain any of that program sudata petieso misses are bound to occur

https://eduassistpro.github.io/

• can't be avoided ea on't focus on these in this chat edu_assist_pro

308- 273 (9) Slides From Patterson's 61C

Types of Cache Misses (2/2)

° Conflict Misses

- miss that occurs because two distinct memory addresses map to the same cache location Project Exam Help
- two bloc same loc https://eduassistpro.github.ic/ting each othexdd WeChat edu_assist_pro
- big problem in direct-mapped caches
- how do we lessen the effect of these?

308- 273 (10) Slides From Patterson's 61C

Dealing with Conflict Misses

- Solution 1: Make the cache size bigger
 relatively expensive
- °Solution 2: Multiple distinct blocks can fit in the same Cache index?

https://eduassistpro.github.io/

Add WeChat edu_assist_pro

308- 273 (11) Slides From Patterson's 61C

Fully Associative Cache (1/3)


° Memory address fields:

- Tag: same as before
- Offset: same as before
- · Index: Assignment Project Exam Help
- ° What does
 https://eduassistpro.github.io/
 - any block can go an edu_assist_pro n the cache
 - must compare with all tags in entire cache to see if data is there

308- 273 (12)

Fully Associative Cache (2/3)

- °Fully Associative Cache (e.g., 32 B block)
 - compare tags in parallel



308- 273 (13) Slides From Patterson's 61C

Fully Associative Cache (3/3)

- ° Benefit of Fully Assoc Cache
 - no Conflict Misses (since data can go anywhere)
- ° Drawback Signment Project Exam Helpche
 - need har https://eduassistpro.gitfup.ievery single entry; if we hat edu_assist Brof data in cache with 4B entri ed 16K comparators: very expensive
- Small fully associative cache may be feasible

Third Type of Cache Miss

Capacity Misses

- miss that occurs because the cache has a limited size
- miss that awould not co coun iff we increase the size

https://eduassistpro.github.io/

°This is the primary tedu_assist_iss for Fully Associate cac

308- 273 (15) Slides From Patterson's 61C

N-Way Set Associative Cache (1/4)

- ° Memory address fields:
 - Tag: same as before
 - Offset: same as before
 - Assignment Project Exam Help ect "row" (called a https://eduassistpro.github.io/
- °So what's the Wiffert edu_assist_pro
 - each set contains multiple blocks
 - once we've found correct set, must compare with all tags in that set to find our data

N-Way Set Associative Cache (2/4)

°Summary:

- cache is direct-mapped with respect to sets
- · each set isnfully Pasisotchative Help
- basically https://eduassistpro.gippedocaches, each of which is full iative. Each has its own walk all edu_assist_pro

308- 273 (17) Slides From Patterson's 61C

N-Way Set Associative Cache (3/4)

°Given memory address:

- Find correct set using Index value.
- Compare Tag with all Tag values in the determinied sett. Project Exam Help
- If a matc https://eduassistpro.gitather/wise a miss.

Add WeChat edu_assist_pro

 Finally, use the offs susual to find the desired data within the desired block.

308- 273 (18) Slides From Patterson's 61C

N-Way Set Associative Cache (4/4)

- °What's so great about this?
 - even a 2-way set assoc cache avoids a lot of conflict misses
 - · hardware cost isn't that bade only need N compara

https://eduassistpro.github.io/blocks,
Add WeChat_edu_assist_pro °In fact, for

- it's Direct-Mapped if v set assoc (1 block per set)
- it's Fully Assoc if it's M-way set assoc (M blocks per set)
- so these two are just special cases of the more general set associative design

Block Replacement Policy (1/2)

- Direct-Mapped Cache: index completely specifies which position a block can go in on a miss
- °N-Way Setignson (Nex Examinate) x specifies a an occupy any positio https://eduassistpro.gitoup.ia/miss
- °Fully Associative: bi be written into any position (there is no index)
- Ouestion: if we have the choice, where should we write an incoming block?

308- 273 (20) Slides From Patterson's 61C

Block Replacement Policy (2/2)

- °Solution!
- off (empty), then usually write the new block into

https://eduassistpro.github.io/
° If all possi eady have a valid block, we mus replacement policy by which we determine which block gets "cached out" on a miss.

308- 273 (21) Slides From Patterson's 61C

Block Replacement Policy: LRU

°LRU (Least Recently Used)

- Idea: cache out block which has been accessed (read or write) least recently
- Pro: temporal locality Exercise past use implies li https://eduassistpro.github.io/
- Con: with 2 way set edu_assistaty to keep track (one LRU bit); with 4-way or greater, requires complicated hardware and much time to keep track of this

308- 273 (22) Slides From Patterson's 61C

Block Replacement Example


° We have a 2-way set associative cache with a four word total capacity and one word blocks. We perform the following word accesses (ignore bytes for this problem):
Assignment Project Exam Help

0, 2, 0, https://eduassistpro.github.io/

How many Anits Vacate edu_assistny omisses will there for the LRU block replacement policy?

Hint: treat addresses as TAG + INDEX

308-273 (23) Slides From Patterson's 61C



Ways to reduce miss rate

- ° Larger cache
 - limited by cost and technology
 - hit time of first level cache < cycle time Assignment Project Exam Help
- ° More plac to put each block of mhttps://eduassistpro.gittiwity
 - fully-associatWeChat edu_assist_pro
 - any block any line
 - k-way set associated
 - k places for each block
 - direct map: k=1

Big Idea

- Observe of the obs
- ° Design agamsta performatice model
 - Minimize https://eduassistpro.githwheo/
 - = Hit Timed *Wellissedu_assistxpMiss Rate
 - influenced by technology and program behavior

308- 273 (26) Slides From Patterson's 61C

Example

° Assume

- Hit Time = 1 cycle
- Miss rate = 5%
- Miss pen


 Assignment Project Exam Help
- https://eduassistpro.github.jo/ 05 x 20 ° Avg mem a Add WeChat edu_assistyere

308-273 (27) Slides From Patterson's 61C

Improving Miss Penalty

- When caches first became popular, Miss Penalty ~ 10 processor clock cycles
- °Today 1000 MHz Processor (1 ns per clock cycle) and 100 ns to go to DRAM


 ⇒ 100 processor clockxcycles!



Solution: another cache between memory and the processor cache: **Second Level (L2) Cache**

308- 273 (28) Slides From Patterson's 61C

Analyzing Multi-level cache hierarchy



Avg Mem Access Time = Chat edu_assist_pro
L1 Hit Time + L1 Miss Rate * L1 Miss Penalty
L1 Miss Penalty = L2 Hit Time + L2 Miss Rate

* L2 Miss Penalty
Avg Mem Access Time =
L1 Hit Time + L1 Miss Rate * (L2 Hit Time +
L2 Miss Rate * L2 Miss Penalty)

Typical Scale

°L1

- size: tens of KB
- hit time: complete in one clock cycle
- · miss ratesinheat Project Exam Help
- ° **L2**: https://eduassistpro.github.io/
 - · size: hun
 - hit time: few clock c edu_assist_pro
 - miss rates: 10-20%
- °L2 miss rate is fraction of L1 misses that also miss in L2
 - why so high?

Example: without L2 cache

° Assume

- L1 Hit Time = 1 cycle
- L1 Miss rate = 5%
- L1 Miss Pe Assignment Project Exam Help
- ° Avg mem ac https://eduassistpro.github.io/ 5 x 100 Add WeChat edu_assist_proveles

308- 273 (31) Slides From Patterson's 61C

Example with L2 cache

° Assume

- L1 Hit Time = 1 cycle
- L1 Miss rate = 5%
- L2 Hit Tim

 Assignment Project Exam Help
- · L2 Miss ra https://eduassistpro.githubeio/that miss)
- L2 Miss Penalty Chot edu_assist_pro
- $^{\circ}$ L1 miss penalty = 5 + 0.15 * 100 = 20
- Avg mem access time = 1 + 0.05 x 20 = 2 cycle
- 3x faster with L2 cache

What to do on a write hit?

Write-through

- update the word in cache block and corresponding word in memory
- ° Write-backignment Project Exam Help
 - update whttps://eduassistpro.gkhub.io/
 - · allow memory word edu_assistate"
 - => add 'dirty' bit to each line indicating that memory needs to be updated when block is replaced
 - => OS flushes cache before I/O !!!
- ° Performance trade-offs?

"And in conclusion..." (1/2)

- °Caches are NOT mandatory:
 - Processor performs arithmetic
 - Memory stores data
 - · Caches simply make data transfers go faster

 Assignment Project Exam Help
- *Each level https://eduassistpro.github.io/archy is just a subset of And XY of light edu_assist_pro
- °Caches speed up due to temporal locality: store data used recently
- °Block size > 1 word speeds up due to spatial locality: store words adjacent to the ones used recently

"And in conclusion..." (2/2)

°Cache design choices:

- size of cache: speed v. capacity
- direct-mapped v. associative
- · for N-wayisemas sociect Force Halin
- block repl https://eduassistpro.github.io/
- 2nd level cache/2Chat edu_assist_pro
- Write through v. write back?
- Our of the control of the control