COMP 8551 Advanced Games Programment Exam Help $Technique {\tt throughttps://eduassistpro.github.io/}{\tt throughttps://eduassis$ Add WeChat edu_assist_pro Borna Noureddin, Ph.D.

British Columbia Institute of Technology

Hardware and Assembly Language

Overview

Hardware concepts

Assignment Project Exam Help

Definitio

https://eduassistpro.github.io/

Add WeChat edu_assist_pro

Design and architec



Hardware Concepts

CPU, GPU, GPGPU, FPGA

- All integrated circuits
- FPGA: programment Project Exam Help
- CPU/GPU/Ghttps://eduassistpro.guthpospor specialized microprocess
 Add WeChat edu_assist_pro

 • CPU: most general, FPU/

 specif
- specific
- Traditionally: processing (physics, AI, etc.) on CPU, rendering (geometry, shading, lighting, etc.) on GPU

Hardware Concepts

CPU, GPU, GPGPU, FPGA

- Game engines used to process some graphics (e.g., lighting)none OPD; diethown blong away from that: v https://eduassistpro.github.io/useless
- CPU still important: Conc edu_assist_(Prewall, networking, I/O, etc.), physics, AI very efficient, full refrigerator still means bigger refrigerator may be needed

Hardware Concepts

CPU, GPU, GPGPU, FPGA

- Over past decade, graphics and gaming drove
 Moore's Assignment Project Exam Help
- Demand for https://eduassistpro.github.io/ dramaticall ably more powerful than dep We Chat edu_assist_pro
- GPGPUs attempt to combine both, but require radical change in how one approaches programming

RISC, CISC, SIMD

CISC

- Complex instruction set computer
- CPU designsstratement Project Exam Help
- Single instruct level operations https://eduassistpro.github.io/

http://en.wikipedia.org/wiki/Complex_in___omputer Add WeChat edu_assist_pro

RISC

- Reduced instruction set computing
- CPU design strategy
- Small set of simple instructions that can run very fast

http://en.wikipedia.org/wiki/Reduced_instruction_set_computer

RISC, CISC, SIMD

SIMD

- Multiple processing elements that perform the same operation on the light aneously
- Examples: https://eduassistpro.github.io/
 - Change image brightness: (RGB) read from memory, value added stat edu_assist_protein back to memory
 - Can process multiple pixels simultaneously: single instruction to fetch multiple memory locations
 - Value added to all locations referenced by instruction at the same time (high level of parallelism)

RISC, CISC, SIMD

Assignment Project Exam Help

https://eduassistpro.github.io/

Add WeChat edu_assist_pro



Multiprocessor vs Multicore

- Traditionally, for true parallelism, needed multiple processors (CPUs)
- Allows each CPU to work independently Assignment Project Exam Help
- Data synchron
 Ilenging
- Bottlenecks in https://eduassistpro.github.io/ parallel code (ordelowe Conat edu_asststa_proce loads)
- But, more CPUs always improves speed if they are utilized at all (even if not in the most efficient way): this is why multi-threading is so important!
- Main obstacle was cost

Multiprocessor vs Multicore

- Multicore means multiple processing units on a single chip
- In practice, lower the clock speed to save power consumption and heat, but much lower cost, making it nowhttps://eduassistpro.github.yol products to h sors"

 Add WeChat edu_assist_pro

 Turns out multicore is ofte cient (e.g.,
- Turns out multicore is ofte cient (e.g., share data bus)
- Newer game consoles (Xbox360, PS3) are multicore

Note: sometimes, bottleneck is not processing power, but bus speed/architecture and/or I/O

Instruction set

- Instructions: mnemonics (aka machine language or opcodes) used to identify commands to CPU Assignment Project Exam Help to carry out
- Native data https://eduassistpro.gitapp.io/ architectureAbuswidthat edu_assist_pro
- Registers: on-chip memory reserved for operands of instructions
- Addressing modes: methods of accessing instructions and other memory (e.g., direct, indirect, offset, etc.)

Instruction set (cont'd)

- Interrupts and exceptions: mechanisms
 provided to allow change of regular sequential Assignment Project Exam Help

 flow of ope
- All of this is https://eduassistpro.githelbaind hardware logical WeChat edu_assist_pro
- Micro-architecture: microprocessor design techniques used to implement instruction set (different micro-architectures can share common instruction set).
- Micro-code: instructions broken down into suboperations that can be pipelined

Pipelining

- Set of data processing elements connected in series, bassistemente Protective translate (pwhich requires so https://eduassistpro.github.io/
- Instruction xecution of multiple instructions with edu_assistently (e.g., units for decoding used for one instruction while units for arithmetic or register fetch used for another).

Microcode

- Hardware instructions or data structures used to implement higher level machine code instructions
- Resides in spe ry (not necessarily c https://eduassistpro.github.io/
- Provides layer of abstraction's Add WeChat edu_assist_pro designed independently fro ng electronics
- Related terms: microprogramming, microprogram
- Can also be used for hardware emulation or support for legacy hardware without having to include old circuitry
- Sometimes used as synonym for firmware

Instruction set extensions

- MMX, SSE, SSE1-4, etc.
- With SIMD came various attempts to existing inst
- They adde https://eduassistpro.github.io/
 - longer registed (Wee, Chat edu_assistypteons)
 - instructions to perform single operation on multiple memory locations simultaneously (vector operations)
 - more complex math operations at machine code level
 - DSP and thread management instructions
 - geometry instructions
 - complex integer arithmetic operations

CPU cache

- Cache: special, more expensive but much faster access memory Assignment Project Exam Help
- Used by CPU t cess memory (which can behttps://eduassistpro.githubthe/type of memory and bus architecture)
 Add WeChat edu_assist_pro
 Stores copies of data from mo used
- Stores copies of data from mo used memory locations
- Various sophisticated heuristics and algorithms used to optimize cache performance (trade-off between keeping things around too long or not long enough)

CPU cache (cont'd)

- Instruction cache: fetching instructions stored in main memory Assignment Project Exam Help
- Data cache: t main memory and internal regi https://eduassistpro.github.io/
- Translation lookaside buffer: cal address translation

Review

Hardware concepts

Assignment Project Exam Help

Definitio https://eduassistpro.github.io/

Add WeChat edu_assist_pro

Design and architectures

