

Single Assignment Project Exam Help tapath

<https://eduassistpro.github.io/>

Add WeChat edu\_assist\_pro

COMP

# Review from earlier in the term


- Use multiplexer (mux) to select among input
  - S input bits selects  $2^S$  inputs
  - Each input can be n-bits wide, independent of S
- ALU can be implemented
  - Coupled with basic b
- N-bit adder-subtractor done using adders with XOR gates on input
  - XOR serves as conditional inverter
- **Programmable Logic Arrays** are often used to implement our Control Logic (for instance, in a finite state machine)

Assignment Project Exam Help


<https://eduassistpro.github.io/>

Add WeChat edu\_assist\_pro

# Review, 1 bit ALU



# Review, 32 bit ALU




Instruction	Ainvert	Binvert	CarryIn	Operation
		0	0	2
		1	1	2
AND	0	0	x	0
OR	0	0	x	1
NOR	1	1	x	0
SLT	0	1	1	3

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat: edu\_assist\_pro

# Review: 5 parts of any Computer



# Outline

- Design a processor: step-by-step
- Requirements of the Instruction Set
- Hardware component requirements

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu\_assist\_pro

# How to Design a Processor: step-by-step


1. Analyze instruction set architecture (ISA)  $\Rightarrow$  datapath requirements
  - Meaning of each instruction is given by the *register transfers*
  - Datapath must include storage element for ISA registers
  - Datapath must support <https://eduassistpro.github.io/>
2. Select set of datapath components and a clocking methodology
3. Assemble datapath meeting requirements
4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
5. Assemble the control logic

Assignment Project Exam Help

Add WeChat edu\_assist\_pro

# Review: The MIPS Instruction Formats

- All MIPS instructions are 32 bits long, 3 formats:



- The different fields are:
  - op**: operation (“opcode”) of the instruction
  - rs, rt, rd**: the source and destination register specifiers
  - shamt**: shift amount
  - funct**: selects the variant of the operation in the “op” field
  - address / immediate**: address offset or immediate value
  - target address**: target address of jump instruction



# Step 1a: The MIPS-lite Subset for today

- ADDU and SUBU
 

31	26	21	16	11	6	0	
op		rs		rt		rd	
6 bits		5 bits		5 bits		5 bits	
				shamt		funct	
				5 bits		6 bits	

  - `addu rd,rs,rt`
  - `subu rd,rs,rt`
- OR Immediate:
 

31	26	21	16	0			
op		rs		rt		immediate	
						16 bits	

  - `ori rt,rs,imm`
- LOAD and STORE Word
 

31	26	21	16	0			
op		rs		rt		immediate	
6 bits		5 bit				16 bits	

  - `lw rt,rs,imm16`
  - `sw rt,rs,imm16`
- BRANCH:
 

31	26	21	16	0			
op		rs		rt		immediate	
6 bits		5 bits		5 bits		16 bits	

  - `beq rs,rt,imm16`

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu\_assist\_pro

# Register Transfer Language

- RTL gives the **meaning** of the instructions
  - $\{op, rs, rt, rd, shamt, funct\} = MEM[PC]$
  - $\{op, rs, rt, Imm16\} = MEM[PC]$
- Start by fetching the instruction, then execute transfers

## Instruction

ADDU

R

<https://eduassistpro.github.io/>

R

4

SUBU

$R[rd] = R[rs] - R[rt]$

ORI

$R[rt] = R[rs] \mid \text{zero}$

$PC = PC + 4$

LOAD

$R[rt] = MEM[ R[rs] + \text{sign\_ext}(Imm16) ]$ ;  $PC = PC + 4$

STORE

$MEM[ R[rs] + \text{sign\_ext}(Imm16) ] = R[rt]$ ;  $PC = PC + 4$

BEQ

if  $(R[rs] == R[rt])$  then

$PC = PC + 4 + (\text{sign\_ext}(Imm16) \mid \mid 00)$

else  $PC = PC + 4$

# Step 1: Requirements of the Instruction Set

- Memory (MEM)
  - instructions & data
- Registers (R: 32 x 32)
  - read RS
  - read RT
  - Write RT or RD
- PC
- Extender (sign extend)
- Add and Sub: register or extended immediate
- Add 4 or extended immediate to PC

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu\_assist\_pro

# Step 2: Components of the Datapath

- Combinational Elements

- Storage Elements

- Clocking methodology

- We will use falling e

see a small circle in front of the clock

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu\_assist\_pro


these examples, thus you will

Logisim puts a negation circle in front of the clock to denote falling edge trigger. The circle is absent if you have a rising edge trigger.




# Combinational Logic Elements (Building Blocks)


- Adder



- MUX



- ALU



Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu\_assist\_pro

# ALU Needs for MIPS-lite + Rest of MIPS

- Addition, subtraction, logical OR, ==

ADDU R[rd] = R[rs] + R[rt]; ...

SUBU R[rd] = R[rs] - R[rt]; ...

ORI R[rt] = R[zero] | (Imm16 << 16); ...

BEQ if ( R[rs] == R[rt] )

- Test to see if output == 0 LU operation  
lets us implement the == equality test. **How?**

**$A - B == 0$  ?**

- Textbook also adds AND, SLT (1 if  $A < B$ , else 0)
- ALU follows Chapter 3 / Appendix C.5




Subtract,  
then use a  
giant nor...  
draw a truth  
table!

# Storage Element: Idealized Memory

- Memory (idealized)

- One input bus: Data In
- One output bus: Data Out



- Memory word is select

- Address selects the word
- If **Write Enable** = 1 then the address set in memory to be written (it will be set to word on the **Data In** bus)

- Clock input (CLK)

- The CLK input is a factor **ONLY** during write operation
- During read operation, behaves as a combinational logic block:
  - Address valid  $\Rightarrow$  Data Out valid after “access time.”


# Storage Element: Register (Building Block)

– Similar to D Flip Flop except

- N-bit input and output
- Write Enable input

– Write Enable:

- When 0 Data Out will not change
- When 1 Data Out will become Data In



Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu\_assist\_pro



# Storage Element: Register File

- Register File consists of 32 registers:


- Two 32-bit output busses: busA, busB
- One 32-bit input bus: busW

- Register is selected by:

- RA (number) selects the register to read
- RB (number) selects the register to put on busB
- RW (number) selects the register to be written via busW (data) when Write Enable is 1

- Clock input (CLK)

- The CLK input is a factor ONLY during write operation
- During read operation, behaves as a combinational logic block:
  - RA or RB valid => busA or busB valid after “access time.”



## Step 3: Assemble DataPath meeting requirements

- Register Transfer Requirements  
⇒ Datapath Assembly  
**Assignment Project Exam Help**
- Instruction Fetch
- Read Operands and <https://eduassistpro.github.io/>  
**Add WeChat edu\_assist\_pro**

# 3a: Overview of the Instruction Fetch Unit

- Common register transfer language operations

- Fetch the Instruction:  $\text{mem}[\text{PC}]$

- Update the program

- Sequential Code:

- $\text{PC} = \text{PC} + 4$


- Branch and Jump:

- $\text{PC} = \text{"something else"}$

Assignment Project Exam Help


<https://eduassistpro.github.io/>

Add WeChat edu\_assist\_pro



# 3b: Add & Subtract


- $R[rd] = R[rs] \text{ op } R[rt]$  Ex.: `addU rd, rs, rt`
  - Ra, Rb, and Rw come from instruction's **Rs**, **Rt**, and **Rd** fields



Assignment Project Exam Help


- ALUctr and RegWr: control signals from the instruction

<https://eduassistpro.github.io/>





Already defined register file, ALU

# Clocking Methodology




- Storage elements clocked <https://eduassistpro.github.io/>
- Being physical devices, flip-flops (FF) and combinational logic have some delay
  - Gates: delay from input change to output change
  - Signals at FF D input must be stable before active clock edge to allow signal to travel within the FF, and we have the usual clock-to-Q delay
- “Critical path” (longest path through logic) determines length of clock period

# Register-Register Timing: One complete cycle



# 3c: Logical Operations with Immediate


- $R[\text{rt}] = R[\text{rs}] \text{ op ZeroExt}[\text{imm16}]$




# 3d: Load Operations

- $R[\text{rt}] = \text{Mem}[R[\text{rs}] + \text{SignExt}[\text{imm16}]]$

Example: `lw rt, rs, imm16`



- Modify immediate extender to sign or zero extend based on ExtOp control signal
- Include memory in datapath
- Include mux for selecting ALU or memory







# 3e: Store Operations

- $\text{Mem}[R[\text{rs}] + \text{SignExt}[\text{imm16}]] = R[\text{rt}]$


Ex.: `sw rt, rs, imm16`



- For store to work we must connect busB to memory Data In
- Datapath now mostly complete!



# 3f: The Branch Instruction





- `beq rs, rt, imm16`
  - `mem[PC]` fetch the instruction from memory
  - `Equal = R[rs] == R[rt]` branch condition
  - if (Equal) Calculate the new PC's address
    - $PC = PC + 4 + (\text{SignExt}(\text{imm16}) \times 4)$
  - else
    - $PC = PC + 4$

# Datapath for Branch Operations

- beq rs, rt, imm16

Datapath generates condition (equal, e.g., zero on subtract)




Need various parts: MUX, adder, sign extend, zero

# Putting it All Together: A Single Cycle Datapath!!


Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu\_assist\_pro



# An Abstract View of the Implementation



# Questions

A. If the destination reg is the same as the source reg, we **could compute the incorrect value!**

**Assignment Project Exam Help**  
**No, clocking prevents**

B. We're going to be **https://eduassistpro.github.io/** ters and write a 3<sup>rd</sup> in **1**  
**cycle**  
**Add WeChat edu\_assist\_pro**

**Yes**

C. Datapath is hard, **Control is easy**

**No, control is hard**



# Questions



A. Our ALU is a synchronous device

No, it is a combinatorial circuit

Assignment Project Exam Help

B. We should use the  $PC = PC + 4$

<https://eduassistpro.github.io/>

No, it is needed for other purposes

Add WeChat edu\_assist\_pro

C. The ALU is inactive for memory reads or writes.

No, the ALU is used to compute the offset

# Questions

A. SW can peek at HW (past ISA abstraction boundary) for optimizations

Probably

B. SW can depend on particularization of ISA

Probably not <https://eduassistpro.github.io/>

C. Timing diagrams serve as a critical debugging tool in design of circuits


Yes





# Summary: Single cycle datapath

- 5 steps to design a processor
  1. Analyze instruction set  $\Rightarrow$  datapath requirements
  2. Select set of datapath components & establish clock methodology
  3. Assemble datapath components
  4. Analyze implementation to determine setting of control points that effects the speed
  5. Assemble the control logic
- Control is the hard part
- Next time!



# Review and More Information

- Textbook Chapter 4, Sections 4.1 to 4.3

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu\_assist\_pro

# Extra Questions

1.  $(a' + b) \cdot (a + b) = b$
2. N-input gates can be thought of cascaded 2-input gates. That is,  $(a \Delta b \Delta c \Delta d)$  where  $\Delta$  is **AND**.  
**Assignment Project Exam Help**  
<https://eduassistpro.github.io/>  
**Add WeChat edu\_assist\_pro**
3. You can use NOR(s) with el to simulate AND, OR, & NOT
4. During read operation, the register file behaves as a combinational logic block



# Extra Questions, True or False

1. Truth table for mux with 4-bits of signals has  $2^4$  rows
2. We could ~~Assignment Project Exam Help~~ ~~ters~~ to make 1 ~~https://eduassistpro.github.io/~~
3. If 1-bit adder ~~Add We Chat~~ ~~edu\_assist\_pro~~ adder delay would also be T
4. Virtual memory would be impossible without a TLB

