
Single Project Exam Help ntrol https://eduassistpro.github.io/

Add WeChat edu_assist_pro

Summary: A Single Cycle Datapath

Rs, Rt, Rd, Imed16 connected to datapath



An Abstract View of the Critical Path

Critical Path (Load Operation) = This affects how Delay clock through PC (FFs) + much you can **Instruction Memory's Access Time +** overclock your PC! Register File's Access Time, + ALU to Perform a 32-bit Add + Assignment Prajecte Francisco Time + Ideal Instruction Register File Write s://eduassistpro.github.io/ Memory And WeChat edu_assist_pro Instruction Address Data Α Next 32 Rw Ra Rb Address Ideal 32 ALU PC 32 32-bit Data **Address** Registers Data В Memory In Clk 32 Clk Clk


Recap: Meaning of the Control Signals

nPC MUX sel: $0 \Rightarrow PC \leftarrow PC + 4$ "n"=next $1 \Rightarrow PC \leftarrow PC + 4 +$ {SignExt(Im16), 00 } Assignment Project Exam Help
This is the ver without jump https://eduassistprb.github.io/ Inst instructions **Memory** MeChat edu assist proAdr 32 Mux Adder

Instruction Fetch Unit at the End of **BRANCH**

31	26	21	16	0			
	ор	rs	rt	immediate			

• if (Zero == 1) then PC = PC + 4 + SignExt[imm16]*4;




Recap: Meaning of the Control Signals

ExtOp: "zero", "sign" MemWr: 1 ⇒ write memory


ALUsrc: $0 \Rightarrow \text{regB}$; **MemtoReg:** $0 \Rightarrow \text{ALU}$; $1 \Rightarrow \text{Mem}$

1 \Rightarrow immed RegDst: 0 \Rightarrow "rt"; 1 \Rightarrow "rd"

ALUctr: "add", "sub", "or" RegWr: 1 ⇒ write register





RTL: The **ADD** Instruction




add rd, rs, rt

- MEM[Passignment Project Exam Help
 - -Fetch the https://eduassistpro.github.gy
- $R[rd] = R[rs]_{dt} R[rt]_{hat edu_assist_pro}$
 - The actual operation
- PC = PC + 4
 - Calculate the next instruction's address







The Single Cycle Datapath during **STORE**? immediate rt op rs Data Memory {R[rs] + SignExt[imm16]} = R[rt] Assignment Project Exam Help https://eduassistpro.github.io/ Add WeChat edu_assist_pro X **ADD**

The Single Cycle Datapath during BRANCH immediate rt rs if (R[rs] - R[rt] == 0) then Zero = 1; else Zero = 0Assignment Project Exam Help https://eduassistpro.github.io/ Add WeChat edu_assist_pro

SUB

X

The Single Cycle Datapath during JUMP

J-type op target address jump

New PC = { PC[31..28], target address, 00 }




Add WeChat edu_assist_pro

0 x x x 0 x x 1

X


Step 4: Given Datapath: RTL ⇒ Control




A Summary of the Control Signals

See Appen	dix B								1	
Page 50 on	ward → func	10 0000	10 0010	We Don't Care!						
(or green referen	ce sheet) op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010		
		add	sub	ori	lw	SW	beq	jump		
	RegDst	1	1	0	0	X	X	X		
	ALUSrc	0	0	1	1	1	0	X		
	MemtoReg 🛕	ssibnı	ne ⁰ nt	Prhie	et Ex	am Ho	el r	X		
	RegWrite		1	1	1	0	0	0		
	MemWrite	htt:	-//a	duas :	vietor	o_aitb		, 0		
	nPCsel	1100	JS.//E	uuas	olotpi	o.gith	<u>ub</u> .10/	X		
See 4.4, and Appendix C	Jump	0	d W	Chat	edu	accie:	_pro	1		
	ExtOp	X	X	Cijat	cuu _	d55151		X		
	→ ALUctr<3:0>	Add	Subtract	Or	Add	Add	Subtract	X		
	31 26	2	1	16	11	6		0		
R-typ	oe op	rs	rt	l	rd	shamt	fun	ct add	l, sub	
I-typ	pe op	rs	rs rt		immediate				, lw, sw, beq	
J-ty _]	pe op	target address							np	

Question: Build Control Logic to implement Jump




Control Logic to implement Jump



Question, True or False

- 1. We should use the main ALU to compute PC=PC+Assignment Project Exam Help
- 2. The ALU is https://eduassistpro.github.io/memory reads or writ Add WeChat edu_assist_pro


True, false, or don't care?



- A. MemToReg='x' & ALUctr='sub'. <u>SUB</u> or <u>B</u>EQ?
- B. Which of the two signals is not the same (i.e., 1, 0, x) for ADD, LW, SW? RegDst or ALUctr?
- C. "Don't Care" signals are useful because we can simplify our implementation of the combinatorial Boolean control functions. F / T?

And in Conclusion... Single cycle control

- 5 steps to design a processor
 - 1. Analyze instruction set => datapath <u>requirements</u>
 - 2. Select set of datapath components & establish clock methodology
 - 3. Assemble Adata gammont in Bronje et uli kan ant Help
 - 4. Analyze imple o determine setting of control points thttps://eduassistpro.github.io/
 - 5. Assemble the control logic Add WeChat edu assist
- Control is the hard part
- MIPS makes that easier
 - Instructions same size
 - Source registers always in same place
 - Immediates same size, location
 - Operations always on registers/immediates



Review and More Information

Textbook Section 4.4

Assignment Project Exam Help

https://eduassistpro.github.io/

Add WeChat edu_assist_pro