Single Exam Helpath


https://eduassistpro.github.io/

Add WeChat edu\_assist\_pro


#### Review from earlier in the term

- Use multiplexer (mux) to select among input
  - S input bits selects 2<sup>S</sup> inputs
  - Each input can barsbitswiderinderendent of s
- ALU can be impleme https://eduassistpro.github.io/
   Coupled with basic b
- N-bit adder-subtractor done usi edu\_assist\_aproers with XOR gates on input
  - XOR serves as conditional inverter
- Programmable Logic Arrays are often used to implement our Control Logic (for instance, in a finite state machine)


# Review, 1 bit ALU



# Review, 32 bit ALU



# Review: 5 parts of any Computer



#### Outline

- Design a processor: step-by-step
- Requirements of the Instruction Set Assignment Project Exam Help
- Hardware compone nstruction set https://eduassistpro.github.io/


Add WeChat edu\_assist\_pro

### How to Design a Processor: step-by-step

- 1. Analyze instruction set architecture (ISA)  $\Rightarrow$  datapath <u>requirements</u>
  - Meaning of each instruction is given by the register transfers
  - Datapath must include storage element for ISA registers
  - Datapath must support <a href="https://eduassistpro.github.io/">https://eduassistpro.github.io/</a>
- 2. Select set of datapath camponents a edu\_assist clocking methodology
- 3. Assemble datapath meeting requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic

#### Review: The MIPS Instruction Formats

All MIPS instructions are 32 bits long, 3 formats:




- The different file this WreChat edu\_assist\_pro
  - op: operation ("opcode") of the instruction
  - rs, rt, rd: the source and destination register specifiers
  - shamt: shift amount
  - funct: selects the variant of the operation in the "op" field
  - address / immediate: address offset or immediate value
  - target address: target address of jump instruction

### Step 1a: The MIPS-lite Subset for today

#### ADDU and SUBU

- addu rd, rs, rt
- subu rd, rs, rt



16 bits


31 26 21 16 OR Immediate: Assignment Project Exam Help immediate

- ori rt, rs, imm
- LOAD and **STORE Word**


- lw rt, rs, imm16

- sw rt, rs, imm16

https://eduassistpro.github.io/



- **BRANCH:** 
  - beq rs,rt,imm16



# Register Transfer Language

RTL gives the *meaning* of the instructions

```
- {op , rs , rt , rd , shamt , funct} = MEM[PC]
```

- {op , rs , rt , Imm16} = MEM[PC]
 Start by fetching the instruction, then execute transfers

```
Instruction
               https://eduassistpro.github.io/
ADDU
               R[rd] RweChat edu_assist_pro
R[rt] = R[rs] | zero PC = PC + 4
SUBU
ORI
               R[rt] = MEM[R[rs] + sign_ext(Imm16)]; PC = PC + 4
LOAD
               MEM[R[rs] + sign\_ext(Imm16)] = R[rt]; PC = PC + 4
STORE
               if (R[rs] == R[rt]) then
BEQ
                   PC = PC + 4 + (sign ext(Imm16) | | 00)
               else PC = PC + 4
```

#### Step 1: Requirements of the Instruction Set

- Memory (MEM)
  - instructions & data
- Registers (R: 32 x 32) Assignment Project Exam Help
  - read RS
  - read RT https://eduassistpro.github.io/
  - Write RT or RDAdd WeChat edu\_assist\_pro
- PC
- Extender (sign extend)
- Add and Sub: register or extended immediate
- Add 4 or extended immediate to PC

# Step 2: Components of the Datapath

- Combinational Elements
- Storage Elementsignment Project Exam Help
  - Clocking methodology
    - https://eduassistpro.github.io/ hese examples, thus you will • We will use falling e see a small circle in frantative Chart edu\_assist\_pro


Logisim puts a negation circle in front of the clock to denote falling edge trigger. The circle is absent if you have a rising edge trigger.

#### **Combinational Logic Elements (Building Blocks)**

Adder

• MUX

• ALU



#### ALU Needs for MIPS-lite + Rest of MIPS

Addition, subtraction, logical OR, ==

```
ADDU R[rd] = R[rs] + R[rt]; ...

SUBU R[rd]ssignment Project Exam Help

ORI R[rt] https://eduassistpro.github.mo/16)...

BEQ if ( R Ardd WeChat edu_assist_pro

• Test to see if output == 0 LU operation
```

- Test to see if output == 0
   LU operation lets us implement the == equality test. How?
  - A-B == 0?
- Textbook also adds AND, SLT (1 if A < B, else 0)</li>
- ALU follows Chapter 3 / Appendix C.5

Subtract, then use a giant nor... draw a truth table!

# Storage Element: Idealized Memory

Data In


Write Enable

Address

**DataOut** 

- Memory (idealized)
  - One input bus: Data In
  - One output bus: Data Outnment Project Exam Help
- Memory word is select
  - Address selects the wor
     https://eduassistpro.github.io/
  - If Write Enable = 1 then And downesshall edu\_assist\_ip remory to be written (it will be set to word on the Data In bus)
- Clock input (CLK)
  - The CLK input is a factor ONLY during write operation
  - During read operation, behaves as a combinational logic block:
    - Address valid ⇒ Data Out valid after "access time."

### Storage Element: Register (Building Block)



# Storage Element: Register File

RWRA RB

32 32-bit

**Registers** 

busA

busB

Write Enable

- Register File consists of 32 registers:
  - Two 32-bit output busses: busA, busB
  - One 32-bit input bus: busW

Assignment Project Exam Helpus W

Register is selected by:

- RA (number) selects the r https://eduassistpro.github.io/

- RB (number) selects the register to put on bedu\_assist\_pro

- RW (number) selects the register to be wrivia busW (data) when Write Enable is 1
- Clock input (CLK)
  - The CLK input is a factor ONLY during write operation
  - During read operation, behaves as a combinational logic block:
    - RA or RB valid => busA or busB valid after "access time."

#### Step 3: Assemble DataPath meeting requirements

- Register Transfer <u>Requirements</u>
  - ⇒ Datapath <u>Assembly</u> Assignment Project Exam Help
- Instruction Fetch
- Read Operands and

https://eduassistpro.github.io/

Add WeChat edu\_assist\_pro

#### 3a: Overview of the Instruction Fetch Unit

Common register transfer language operations

Fetch the Instruction: mem[PC]
 Assignment Project Exam Help


Update the program

• Sequential Code:

$$PC = PC + 4$$


• Branch and Jump:

PC = "something else"




#### 3b: Add & Subtract


- R[rd] = R[rs] op R[rt] Ex.: addU rd, rs, rt
  - Ra, Rb, and Rw come from instruction's Rs, Rt, and Rd fields



 ALUctr and RegWr: co https://eduassistpro.github.io/




Already defined register file, ALU




- Storage elements clocke https://eduassistpro.github.io/
- Being physical devices, flip flop (FE) hat edu\_assister Mogic have some delay
  - Gates: delay from input change to output change
  - Signals at FF D input must be stable before active clock edge to allow signal to travel within the FF, and we have the usual clock-to-Q delay
- "Critical path" (longest path through logic) determines length of clock period

### Register-Register Timing: One complete cycle



### 3c: Logical Operations with Immediate


R[rt] = R[rs] op ZeroExt[imm16] ]




#### 3d: Load Operations

• R[rt] = Mem[R[rs] + SignExt[imm16]]

Example: lw rt, rs, imm16




- Modify immediate extender to sign or zero extend based on ExtOp control signal
- Include memory in datapath
- Include mux for selecting ALU or memory




#### 3e: Store Operations


Mem[R[rs] + SignExt[imm16]] = R[rt]
 Ex.: sw rt, rs, imm16



- For store to work we must connect busB to memory Data In
- Datapath now mostly complete!



### 3f: The Branch Instruction



- beq rs, rt, imm16
  - mem[PC] reignment retriction Helemory
  - Equal = R[rs] https://eduassistpro.gmshb.com/dition
  - if (Equal) Calculate the net edu\_assist producess
    - PC = PC + 4 + (SignExt(imm16) x 4)


else

• PC = PC + 4

### Datapath for Branch Operations

• beq rs, rt, imm16


Datapath generates condition (equal, e.g., zero on subtract)



Need various parts: MUX, adder, sign extend, zero

# Putting it All Together: A Single Cycle Datapath!!

Assignment Project Exam Help



https://eduassistpro.github.io/

Add WeChat edu\_assist\_pro

# An Abstract View of the Implementation



### Questions

A. If the destination reg is the same as the source reg, we could compute the incorrect value!

Assignment Project Exam Help No, clocking preve

B. We're going to be cycle

https://eduassistpro.github.jo/ ders and write a 3<sup>rd</sup> in 1 Add WeChat edu\_assist\_pro

Yes

C. Datapath is hard, Control is easy

No, control is hard



### Questions

A. Our ALU is a synchronous device

No, it is a combinatorial circuit Assignment Project Exam Help

- B. We should use the https://eduassistpro.github.io/
  No, it is needed for other purpos
  Add WeChat edu\_assist\_pro
- C. The ALU is inactive for memory reads or writes.

No, the ALU is used to compute the offset

### Questions

- A. SW can peek at HW (past ISA abstraction boundary) for optimizations Probably
- B. SW can depend on pa

  Assignment Project Exam Help tation of ISA Probably not


  https://eduassistpro.github.io/
- C. Timing diagrams serve Adda Wrotileat edu\_assist\_pro debugging tool in design of circuits

Yes



## Summary: Single cycle datapath

- 5 steps to design a processor
  - Analyze instruction set ⇒ datapath <u>requirements</u>
  - 2. Select set of datapath components & establish clock methodology methodology
  - 3. Assemble dathttps://eduassistpro.github.io/
  - 4. Analyze impl n to determine setting of control points that tedu\_assistepro
  - 5. Assemble the control logic
- Control is the hard part
- Next time!



#### Review and More Information

Textbook Chapter 4, Sections 4.1 to 4.3

Assignment Project Exam Help

https://eduassistpro.github.io/

Add WeChat edu\_assist\_pro

### **Extra Questions**

- 1.  $(a'+b) \cdot (a+b) = b$
- 2. N-input gates can be thought of cascaded 2-input gates graph project Exam Help (a  $\Delta$  b  $\Delta$  c  $\Delta$  d where  $\Delta$  is o https://eduassistpro.github.io/
- 3. You can use North at edu\_assist\_tpro simulate AND, OR, & NOT
- 4. During read operation, the register file behaves as a combinational logic block



## Extra Questions, True or False

- 1. Truth table for mux with 4-bits of signals has 2<sup>4</sup> rows
- 2. We could Assignment Project Exam Help ters to make 1 https://eduassistpro.grahub.io/
- 3. If 1-bit added to that edu\_assisit\_pro adder delay would also be T
- 4. Virtual memory would be impossible without a TLB

