

Assignment Project Exam Help
Fin iew

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro
COMP 273 –

Slide deck number, roughly corresponding to lectures...

Introduction to Machine Structures

L1, PH 1.1-1.3


 Textbook (Patterson and Hennessy) sections
(see end of these slides wrt edition numbers)

- The 5 components of a PC
 - Control + Datapath (the processor)
 - Memory
 - Input and Output devi
 - The Big Picture
 - High Level Language to Assembly Language (the compiler)
 - Assembly Language to machine code (the assembler)
 - Technology trends




Assignment Project Exam Help

Add WeChat edu_assist_pro

https://eduassistpro.github.io



The graph illustrates the exponential growth of microprocessor transistor counts over four decades. The y-axis represents the 'Transistor count' on a logarithmic scale from 1 to 2,600,000,000. The x-axis represents time from 1971 to 2011. A dashed line shows the trend of doubling every two years. Key milestones marked on the curve include:
 - 1971: 2200 (Intel 4004)
 - 1973: 13000 (Intel 8008)
 - 1975: 64K (Intel 8080)
 - 1978: 100K (Intel 8086)
 - 1981: 270K (Intel 286)
 - 1985: 1M (Motorola 68000)
 - 1989: 2.5M (Intel 486)
 - 1991: 3M (Motorola 68040)
 - 1993: 8M (Intel Pentium)
 - 1995: 16M (AMD K5)
 - 1996: 33M (Intel Pentium II)
 - 1998: 60M (AMD K6)
 - 1999: 120M (Intel Pentium III)
 - 2001: 250M (AMD Duron)
 - 2002: 500M (Intel Celeron)
 - 2003: 1G (Intel Pentium 4)
 - 2005: 2.5G (AMD Phenom)
 - 2007: 4G (Intel Core 2 Quad)
 - 2009: 6.5G (AMD Phenom II X4)
 - 2011: 18G (Intel Core i7)





Number Representation

L2, Provided Notes, PH 2.4, 3.1-3.4

- Positional notation
- Conversion between bases
10 (decimal), 2 (binary),
8 (octal) 16 (hexadecimal)
[Assignment Project Exam Help](#)
<https://eduassistpro.github.io/>
- Conversion of fractions
[Add WeChat edu_assist_pro](#)
- Signed numbers, 2's complement
- Basic arithmetic, addition, subtraction, overflow
 - (multiplication and division covered more later)
- BCD, ASCII, Parity

Computer word	Even parity	Odd parity
* 001010100	Set * to 1	Set * to 0
* 001110100	Set * to 0	Set * to 1



Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char
0	00	Null	32	20	Space	64	40	Ø	96	60	`
1	01	Start of heading	33	21	!	65	41	A	97	61	a
2	02	Start of text	34	22	"	66	42	B	98	62	b
3	03	End of text	35	23	#	67	43	C	99	63	c
4	04	End of transmit	36	24	\$	68	44	D	100	64	d
5	05	Enquiry	37	25	%	69	45	E	101	65	e
6	06	Acknowledge	38	26	&	70	46	F	102	66	f
7	07	Audible bell	39	27	'	71	47	G	103	67	g
8	08	Backspace	40	28	(72	48	H	104	68	h
9	09	Horizontal tab	41	29)	73	49	I	105	69	i
10	0A	Line feed	42	2A	„	74	4A	J	106	6A	j
11	0B	Vertical tab	43	2B	+	75	4B	K	107	6B	k
12	0C	Form feed	44	2C	,	76	4C	L	108	6C	l
13	0D	Carriage return	45	2D	-	77	4D	M	109	6D	m
14	0E	Shift out	46	2E	.	78	4E	N	110	6E	n

Number Representation

L3, PH 3.5

- IEEE Floating Point



- Normalization to get scientific notation

Assignment Project Exam Help
tissa)

- Sign, biased expone

- Single, double, preci

<https://eduassistpro.github.io/>



- Special numbers

- +/- infinity, NaN


- denormalized numbers

- Addition, Multiplication


- Rounding of floating point numbers
(discussed again in a later class)



Add WeChat edu_assist_pro




DURING A COMPETITION, I TOLD THE PROGRAMMERS ON OUR TEAM THAT $e^{\pi} - \pi$ WAS A STANDARD TEST OF FLOATING-POINT HANDLERS -- IT WOULD COME OUT TO 20 UNLESS THEY HAD ROUNDING ERRORS.



Boolean Algebra and Digital Circuits

L4, PH C.1-C.3

- Laws of Boolean algebra
- Algebraic simplification
- Truth tables / Don't Cares
- Sum of Products / Product terms
- Design of simple arithmetic circuit
 - Digital circuit gates: AND, OR, NOT, XOR
 - Half adder, Full adder, Subtraction
 - Encoders, Decoders, Multiplexors (L5)
- Circuit Minimization, hard (*not on exam*)








	Inputs			Outputs		
	A	B	C	D	E	F
identity	0	0	0	0	0	0
one and zero	0	0	1	1	0	0
inverse	0	1	0	1	0	0
commutative	0	1	1	1	1	0
associative	1	0	0	1	0	0
distributive law	1	0	1	1	1	0
De Morgan	1	1	0	1	1	0
	1	1	1	1	0	1

	Inputs			Outputs		
	A	B	C	D	E	F
0	0	0	0	0	0	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	1	0
1	0	0	0	1	0	0
1	0	0	1	1	1	0
1	0	1	0	1	1	0
1	0	1	1	1	0	1
1	1	0	0	1	0	0
1	1	0	1	1	1	0
1	1	1	0	1	1	0
1	1	1	1	1	0	1

Assignment Project Exam Help

De Morgan $A \cdot B + C = A + (B + C)$ $(A \cdot B) \cdot C = A \cdot (B \cdot C)$









$A \cdot B = \bar{A} + B$ $A + B = \bar{A} \cdot \bar{B}$



More, and Sequential Circuits

L5, C.7-C.8

- Decoder, Encoder, MUX, ALU
- Combinational versus sequential circuits
Assignment Project Exam Help
- Clocks, Timing Diagrams
(how inputs propagate) <https://eduassistpro.github.io/>
- Sequential Circuits
Add WeChat edu_assist_pro
 - SR latch,
 - D latch,
 - D flip-flop,
 - Toggle Flip Flop



Registers and Memory

L6, C.9

- Registers (shift registers, count registers)

- Count up, count down, shift left, shift right

Assignment Project Exam Help

- Register File


- Memory

- SRAM

- DRAM



- Tri-state buffers

- Synchronous RAM, DDR RAM



<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro



Multiplication and Division / FSMs

L7, PH 3.3-3.4 (again), C.10

- Sequential multiplication circuit (two versions)

– Shift registers, and control logic

Assignment Project Exam Help

- Sequential division cir (two versions)

<https://eduassistpro.github.io/>

– Issues with signed division


Add WeChat edu_assist_pro

- Finite State Machines

– Moore Machine vs Mealy Machine

– Transition and output functions



– Traffic light example, and others



Inputs			Next State
State	NSCar	EWCar	Next State
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

Outputs		
State	NSLight	EWLight
0	1	0
1	0	1

A state transition diagram for a traffic light. States are NSRed, NSGreen, EWRed, and EWGreen. Transitions are labeled NScar (NSRed to NSGreen), EWcar (EWRed to EWGreen), NScar (NSGreen to NSRed), EWcar (EWGreen to EWRed), NScar (NSGreen to NSRed), and EWcar (EWGreen to EWRed).




NOT ON EXAM

MIPS arithmetic and memory access

L8, PH 2.1-2.3

- Assembly operands are registers
 - add, sub [Assignment Project Exam Help](#)
- The 32 MIPS registers <https://eduassistpro.github.io/>
- Instructions with an i
 - addi [Add WeChat edu_assist_pro](#)
- Data transfer from registers to memory and vice-versa.
 - The “lw” instruction and its syntax
 - The “sw” instruction and its syntax
- Byte-addressable memory
 - *Recall L13 wrt big/little endian!!*


```
add $s0, $s1, $s2 # a = b + c  
add $s0, $s0, $s3 # a = a + d  
sub $s0, $s0, $s4 # a = a - e
```



MIPS assembly decisions

L9, PH 2.7

- Assembly operands are registers
- If-else statements using:
 - `beq, bne, j <label>`
- Loops using:
 - `slt`
- Inequalities using:
 - `slt, beq, bne`
- Case statements
- `slt, slti, sltu, sltiu`




Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat `edu_assist_pro`

```
slt $t0,$s0,$s1 # $t0 = 1 if g < h  
bne $t0,$0,Less # if (g < h) goto Less  
  
slt $t0,$s1,$s0 # $t0 = 1 if g > h  
bne $t0,$0,Grtr # if (g > h) goto Grtr  
  
slt $t0,$s0,$s1 # $t0 = 1 if g < h  
beq $t0,$0,Gteq # if (g >= h) goto Gteq  
  
slt $t0,$s1,$s0 # $t0 = 1 if g > h  
beq $t0,$0,Iteq # if (g <= h) goto Iteq
```



MIPS procedures

L10, PH 2.8, B.5, B.6

- Memory layout and the stack
- *Register conventions*
 - Return address \$ra
 - Arguments
 - Return value
 - Local variables
- jal, jr
- Nested procedures
- MIPS naïve mult example
 - see sort example in PH 2.13 for more



Assignment Project Exam Help


<https://eduassistpro.github.io/>
\$v0, \$v1
\$s0, \$s1, ...
Add WeChat edu_assist_pro



Logical operations, shifts, arithmetic

L11, PH 2.6

- Logical
 - and, or, nor, andi, ori
 - Shifts
 - sll, srl, sra
 - Masking bits and setting bits
 - Image colour component swapping example
- Assignment Project Exam Help
<https://eduassistpro.github.io/>
Add WeChat edu_assist_pro



MIPS Instruction Representation

L12-L13, PH 2.5, 2.10 (B.9, B.10)

- R-format, I-format, J-format
 - rs, rt, rd, opcode, funct, shamt, immediate
- I-format limitation solved with full [Assignment Project Exam Help](#)
- PC-relative addressin <https://eduassistpro.github.io/>
- Disassembly
- Pseudo-instructions vs True instru
 - move, li, ror, nop (*PH 3.9 discusses briefly*)
- Organization of an assembly program,
 - Data declarations, System calls
- **LittleEndian** (LSB (least significant byte) in lowest) **VS BigEndian** (MSB in lowest)

R	opcode	rs	rt	rd	shamt	funct	
I	opcode	rs	rt			immediate	
J	opcode	target address					




Add WeChat edu_assist_pro

slti \$t0,\$a0,1
beq \$t0,\$zero,11
addi \$v0,\$zero,1
addi \$sp,\$sp,8
jr \$ra

MIPS Integer Mult/Div & Floating Point

L14, PH 3.3-3.5

- Integer Multiplication and Division
 - mul, mult, div, divu, mfhi, mflo
- Floating point addition, subtraction, multiplication
 - add.s, sub.s, mul.s, ad <https://eduassistpro.github.io/>
- Coprocessor commands, mfc1, mt
- Closer look at denormalized numbers
- Closer look at rounding modes
 - (up, down, truncate, even)
- Non-Associativity of floating point
- Fahrenheit to Celsius example, and A3



Assembling, Linking and Loading

L15, PH 2.12 B.1-B.4

- Assembler
 - Directives
 - Pseudo-instruction replacement
 - Creates object file
 - Symbol Table, Relocation
- Linker (Link-Editor)
 - Combines object files into a module
 - Resolves references
- Loader
- A detailed example

Assignment Project Exam Help


<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Example: C ⇒ Asm ⇒ Obj ⇒ Exe ⇒ Run

0x000000	0010011110111101111111111100000
0x000004	1010111110111100000000000010100
0x000008	1010111110100100000000000000100000
0x00000c	1010111110100101000000000000100100
0x000010	101011111010000000000000000011000
0x000014	101011111010000000000000000011100
0x000018	100011110101110000000000000011100
0x00001c	000000011100111000000000000011001
0x000020	0000000000000000111000000010010
0x000024	1000111101110000000000000011000
0x000028	000000110001111100100000100001
0x00002c	101011111010100000000000000011100
0x000030	00100101110010000000000000000001
0x000034	101011111011100100000000000011000
0x000038	00101001000000001000000000001100101
0x00003c	00010100001000001111111110111
0x000040	0011110000000100000100000000000000
0x000044	00110100100010000000100000110000
0x000048	100011111010010100000000000011000
0x00004c	00001100000100000000000000001101100
0x000050	0000000000000000000010000001000001
0x000054	100011111011111000000000000010100
0x000058	0010011110111110100000000000100000
0x00005c	000000111100000000000000000000000000001000

Steps to starting a program




I/O Polling and Interrupts

L16, (PH 6.5-6.7, B.7,B.8)

NOT ON EXAM

- I/O background, speed mismatches between processor, memory, devices
- Memory-mapped I/O and polling costs
- MARS I/O simulation, Receiver, Transmitter
 - Control (command) register
 - Control strategy (ready bit)
 - I/O example (keyboard and terminal)
- Interrupt I/O: save PC, jump to service routine transfer, then return
- Portion of MIPS architecture for interrupts called “coprocessor 0”, instructions and registers:
 - Data transfer(lwc0, swc0) Move (mfc0, mtc0)
 - Status \$12 Interrupt enable,
 - Cause \$13 Exception type, EPC \$14 Return address






The Memory Hierarchy – Caches Part 1

L18, PH 5.1-5.3

- Levels of the memory hierarchy
 - General behaviour as you go from level 1 to level n
Assignment Project Exam Help
(increased distance)
 - Caches
 - Notion of cache size versus block
 - Direct-mapped cache: tag, index, offset
 - Detailed example of accessing data in a direct-mapped cache
 - Big picture: spatial and temporal locality

<https://eduassistpro.github.io/>
Add WeChat edu_assist_pro






00000000000000000000				0000000011	0100	
Tag field		Index field	Offset			
Valid	Index	Tag	0x0-3	0x4-7	0x8-b	0xc-f
0	0					
1	1	0	a	b	c	d
2	1	0	e	f	g	h
3	1	0				
4	0					
5	0					
6	0					
7	0					

The Memory Hierarchy – Caches Part 2


L19, PH 5.1-5.3

- Block Size Tradeoff
- Types of Cache Misses
- Average Access Time
- Fully Associative Cache
- N-Way Associative Cache <https://eduassistpro.github.io/>
 - A detailed example
- Block Replacement Policy
 - Random Versus LRU
- Multilevel Caches
- Cache write policy
 - Write-thru versus write-back
- Cache in action java demos



Assignment Project Exam Help

Add WeChat edu_assist_pro



Virtual Memory Part 1

L20, PH 5.4, 5.5

- Mapping Physical Memory to Virtual Memory

- Page no. and offset
 - Page Table
 - Calculation of physical address
 - Page Table Base register



Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

- Virtual Memory Problems

- Indirection to calculate physical address is slow
 - Use a TLB (a cache of recently used translations)
 - Not enough RAM
 - Too much space used to store page tables
 - Multi-level page tables (*not on exam*)



Virtual Memory Part 2

L21, PH 5.4, 5.5

- The advantages provided by virtual memory
 - translation, protection, sharing
- The overall process:
 - Check TLB (input: VPN)
• hit: fetch translation
• miss: check page table (in memory)
 - Page table hit: fetch translation
 - Page table miss: page fault, fetch page from disk to memory, return translation to TLB
 - Check cache (input: PPN, output: data)
 - hit: return value
 - miss: fetch value from memory

Single Cycle CPU Datapath

L22, PH 4.1-4.3

- Design of a Processor

- Instruction set architecture
- Datapath Requirements
- Establish clocking
- Assemble datapath
- Determine control settings
- Assemble control logic

Assignment Project Exam Help

<https://eduassistpro.github.io/>


Add WeChat edu_assist_pro

- Register transfer language

- Example with reduced MIPS instruction set

- Register-Register timing for one complete cycle

```
ADDU  R[rd] = R[rs] + R[rt]; ...
SUBU  R[rd] = R[rs] - R[rt]; ...
ORI   R[rt] = R[rs] | zero_ext(Imm16)...
BEQ   if ( R[rs] == R[rt] )...
```




Single Cycle CPU Control

L23, PH 4.4

- Critical Path of single cycle CPU
 - Meaning of Control Signals
 - Instruction Fetch Unit
 - Control Signals for
 - Truth table with don't care
 - Datapath during Branches and Jumps

[Assignment Project Exam Help](https://eduassistpro.github.io/)
Add WeChat edu_assist_pro





See Appendix B
Page 50 onward
(or green reference sheet)

func

	10 0000	10 0010				We Don't Care!	00 0100	00 0010
op	00 0000	00 0000	00 1101	10 0011	10 1011	beq		
	add	sub	ori	lw	sw		x	x
RegDst	1	1	0	0	1	0	x	x
ALUSrc	0	0	1	1	x	x	x	x
MemtoReg	0	0	0	1	0	0	0	0
RegWrite	1	1	1	1	1	0	0	0
MemWrite	0	0	0	0	0	1	0	1
nPCsel	0	0	0	0	0	0	0	0
Jump	0	0	0	1	1	x	x	x
ExtOp	x	x	0	Add	Add	Add	Subtract	x
ALUctr<3:0>	Add	Subtract	Or					

Pipelining

L24-L25, PH 4.5, 4.7, 4.8

- The 5 stages of the datapath (laundry analogy)

- Fetch, decode, execute, memory, writeback

Assignment Project Exam Help

- Latency vs Through

- Pipeline Hazards / B

<https://eduassistpro.github.io/>



- Structure (shared resources,

e.g., memory)

- Control (e.g., branches)

- Data (e.g., need results of previous instruction)

- Pipeline stalls / bubbles



Pipelining

L24-L25, PH 4.5, 4.7, 4.8

- Optimizations and addressing hazards
 - Data forwarding / bypass
 - Branch delay slot
 - Interlock
 - Load delay slot
 - Instruction reordering
 - Loop unrolling

```
loop: lw $t0, 0($s1)
      addiu $s1, $s1, -4
      addu $t0, $t0, $s2
      bne $s1, $0, loop
      sw $t0, 4($s1)
```

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Strategy for Reviewing Material

- Review all slides and review your notes
- Review the examples we did in lectures
- Review the relevant portions of the textbook
(especially for anything <https://eduassistpro.github.io/>)
- Post your questions to MyCourses discussion
[Add WeChat edu_assist_pro](#)

Sections in 4th edition

- Review the noted sections marked at the top of the slides in Patterson and Hennessy Computer Organization and Design 4th edition

Assignment Project Exam Help

1.1 1.2 1.3

2.1 2.2 2.3 2.4 2.5 2. <https://eduassistpro.github.io/>¹²

3.1 3.2 3.5

4.1 4.2 4.3 4.4 4.5 4.7 4.8 [Add WeChat edu_assist_pro](#)

5.1 5.2 5.3 5.4 5.5

B.1 B.2 B.3 B.4 B.5 B.6 B.9 (SPIM, not MARS) B.10

C.1 C.2 C.3 B.6 C.7 C.8 C.9

Book material will typically provide a less terse explanation than the slides / lectures, and may in some cases go into more depth.

Sections in 5th edition

- Review the noted sections marked at the top of the slides in Patterson and Hennessy Computer Organization and Design

5th edition

Assignment Project Exam Help

1.1 1.3 1.4 (1.2 a1 ideas)

2.1 2.2 2.3 2.4 2.5 2. <https://eduassistpro.github.io/>¹²

3.1 3.2 3.5

4.1 4.2 4.3 4.4 4.5 4.7 4.8 Add WeChat edu_assist_pro

5.1 5.3 5.4 5.5 5.6

A.1 A.2 A.3 A.4 A.5 A.6 A.9 (SPIM, not MARS) A.10

B.1 B.2 B.3 B.6 B.7 B.8 B.9

Book material will typically provide a less terse explanation than the slides / lectures, and may in some cases go into more depth.

(red highlights where section numbers differ in 5th edition)

(class schedule shows 6th edition sections which are also different)

A few other comments

- MIPS reference sheet, know how to use it!

- Exam will have multiple choice questions
Assignment Project Exam Help

– Some questions are

you will *answer in s* <https://eduassistpro.github.io/>

– Other questions ~~will Add Water, b~~ ~~edu_assistANIC!~~

You have *4.5 minutes on average* per question!

- Unanswered questions are worth zero
 - If you do not know the answer, then make an educated guess among the 4 responses.

CORE INSTRUCTION SET (INCLUDING PSEUDO INSTRUCTIONS)					
NAME	R/M/ MON- ITOR IC	FOR- MAT	OPERATION (in Verilog)	OPCODE/F MT/F/PT/ FUNCT	
Add	add	R	$R \leftarrow R + R[n]$	(1) 0/20	
Add Immediate	addi	I	$R \leftarrow R + I$	(0) 0/8	
Add Imm. Unsigned	addiu	I	$R \leftarrow R + I$	(2) 9	
Add Unsigned	addu	R	$R \leftarrow R + R[n]$	(2) 0/21	
Subtract	sub	R	$R \leftarrow R - R[n]$	(1) 0/22	
Subtract Unsigned	subu	I	$R \leftarrow R - I$	(2) 0/23	
And	and	R	$R \leftarrow R \& R[n]$	0/24	
And Immediate	andi	I	$R \leftarrow R \& I$	(1) c	
Not	not	R	$R \leftarrow \neg R$	0/25	
Or	or	R	$R \leftarrow R \mid R[n]$	(0) d	
Or Immediate	ori	I	$R \leftarrow R \mid I$	0/26	
Xor	xori	I	$R \leftarrow R \oplus I$	e	
Shift Left Logical	sl	R	$R \leftarrow R \ll n$	0/27	
Shift Left Logical Var.	slv	R	$R \leftarrow R \ll R[n]$	0/28	
Shift Right Arithmetic	sr	R	$R \leftarrow R \gg n$	0/29	
Shift Right Arithmetic Var.	svr	R	$R \leftarrow R \gg R[n]$	0/30	
Set Less Than	slt	R	$R \leftarrow (R < R[n]) ? 1 : 0$	0/31	
Set Less Than Imm.	slti	I	$R \leftarrow (R < I) ? 1 : 0$	(2) a	
Set Less Than Imm. Unsigned	sltiu	I	$R \leftarrow (R < I) ? 1 : 0$	(2) b	
Set Less Than Unsigned	sltu	R	$R \leftarrow (R < R[n]) ? 1 : 0$	(2) 0/2b	
Branch On Equal	beq	P	$\text{if}(R[n] == R[t]) \text{PC} = PC + 4 * BranchAdd$	(4) 4	
Branch On Not Equal	bne	I	$\text{if}(R[n] != R[t]) \text{PC} = PC + 4 * BranchAdd$	(4) 5	
Branch Less Than	blt	P	$\text{if}(R[n] < R[t]) \text{PC} = PC + 4 * BranchAdd$	0/2c	
Branch Less Than Imm.	blti	P	$\text{if}(R[n] < I) \text{PC} = PC + 4 * BranchAdd$	0/2d	
Branch Less Than Or Equal	ble	P	$\text{if}(R[n] <= R[t]) \text{PC} = PC + 4 * BranchAdd$	0/2e	
Branch Greater Than Or Equal	blege	P	$\text{if}(R[n] >= R[t]) \text{PC} = PC + 4 * BranchAdd$	0/2f	
Jump	jal	J	$\text{PC} = R[n]; \text{R}[n] = R[t]; \text{R}[t] = \text{JumpAddr}$	(5) 2	
Jump And Link	jalr	J	$\text{R}[t] = \text{JumpAddr}; \text{PC} = R[n]; \text{R}[n] = R[t]; \text{R}[t] = \text{JumpLink}$	(5) 3	
Jump Register	jr	R	$\text{R}[t] = \text{R}[n]; \text{PC} = R[n]; \text{R}[n] = \text{PC} - R[t]$	0/28	
Jump And Link Register	jalr	R	$\text{R}[t] = \text{R}[n]; \text{PC} = R[n]; \text{R}[n] = \text{PC} - R[t]$	0/29	
Move	move	P	$R[t] = R[n]$		
Load Byte	lb	I	$R[t] = \text{Mem}[R[n] \cdot \text{SignExtImm} / 16]$	(3) 20	
Load Byte Unsigned	lbu	I	$R[t] = \text{Mem}[R[n] \cdot \text{SignExtImm} / 16]$	24	
Load Halfword	lh	I	$R[t] = \text{Mem}[R[n] \cdot \text{SignExtImm} / 8]$	25	
Load Halfword Unsigned	lhu	I	$R[t] = \text{Mem}[R[n] \cdot \text{SignExtImm} / 8]$	35/7	
Load Word	lw	I	$R[t] = \text{Mem}[R[n] \cdot \text{SignExtImm}]$	23	
Load Word Unsigned	lhu	I	$R[t] = \text{Mem}[R[n] \cdot \text{SignExtImm}]$	0/2d	
Store Byte	sb	I	$\text{Mem}[R[n] \cdot \text{SignExtImm}] = (R[t] \& 0xFF)$	(2) 28	
Store Halfword	sh	I	$\text{Mem}[R[n] \cdot \text{SignExtImm}] = (R[t] \& 0xFFFF)$	29	
Store Word	sw	I	$\text{Mem}[R[n] \cdot \text{SignExtImm}] = R[t]$	(2) 29	
REGISTERS					
(1) May cause overflow exception					
Name	Number	USE	STORER	(2) SignExtImm = [16 to 31] immediate (3) JumpImm = [PC-4 to PC+4] immediate (4) BranchAdd = [14 to 15] immediate, 2's complement (5) JumpAdd = [PC-4 to PC+4] immediate, 2's complement	
Set	1	Assembler Temporary	No	(6) BranchAdd = [14 to 15] immediate, 2's complement	
\$v0-\$v1	2-3	Values for Function Results and Function Evaluation	No	(7) BM is byte aligned access of memory, HM half-word aligned access of memory	
\$at-\$a3	4-7	Arguments	No	(8) BASIC INSTRUCTION FORMATS, FLOATING POINT INSTRUCTION FORMATS	
\$t0-\$t7	8-15	Temporaries	Yes	(9) FPIFormat = [1 to 4] immediate (10) Frame Pointer	
\$s0-\$s7	16-23	Temporaries	Yes	(11) Floating Point Registers	
\$k0-\$k7	24-31	Reserved for OS Kernel	Yes	(12) Floating Point Registers	
\$sp	28	Stack Pointer	Yes	(13) Frame Pointer	
\$gp	29	Global Pointer	Yes	(14) Return Address	
\$tp	30	Frame Pointer	Yes	(15) Return Address	
\$ra	31	Return Address	Yes	(16) Frame Pointer	
\$ra-\$t1	32-31	assing Frame Registers	Yes	(17) Frame Registers	


ARITHMETIC CORE INSTRUCTION SET					
NAME	R/M/ MON- ITOR IC	FOR- MAT	OPERATION (in Verilog)	OPCODE/F MT/F/PT/ FUNCT	
Divide	div	R	$L = R / R[n], R = R \bmod R[n]$	(0-7) 0/1a	
Divide Unsigned	divu	R	$L = R / R[n], R = R \bmod R[n]$	(6) 0/1b	
Multiply	mult	R	$(R[t], R[n]) = R \cdot R[n]$	0/18	
Multiply Unsigned	multu	R	$(R[t], R[n]) = R \cdot R[n]$	(6) 0/19	
Branch on FP True	beql	I	$\text{if}(FP[t] == FP[n]) \text{PC} = PC + 4 * BranchAdd$	(4) 0/10	
Branch on FP False	beqne	I	$\text{if}(FP[t] != FP[n]) \text{PC} = PC + 4 * BranchAdd$	(4) 1/10	
FP Compare Single	c.s.x,*	FR	$FPCmd[R[t]] = FPCmd[R[n]]$	1/10/4	
FP Compare Double	c.d.x,*	FR	$FPCmd[R[t]] = FPCmd[R[n]]$	1/10/4	
FP Divide	fdiv	FR	$R[t] = FPCmd[R[t]] / FPCmd[R[n]]$	0/10	
FP Divide Single	fdivs	FR	$R[t] = FPCmd[R[t]] / FPCmd[R[n]]$	1/10/4	
FP Subtract Single	fsub	FR	$R[t] = FPCmd[R[t]] - FPCmd[R[n]]$	1/10/4	
FP Add Double	fadd.d	FR	$FPCmd[R[t]] = FPCmd[R[t]] + FPCmd[R[n]]$	1/10/40	
FP Subtract Double	fsub.d	FR	$FPCmd[R[t]] = FPCmd[R[t]] - FPCmd[R[n]]$	1/10/40	
FP Multiply Double	fmult.d	FR	$FPCmd[R[t]] = FPCmd[R[t]] * FPCmd[R[n]]$	1/10/42	
FP Divide Double	fdiv.d	FR	$R[t] = FPCmd[R[t]] / FPCmd[R[n]]$	1/10/42	
FP Negate	fneg	R	$R[t] = -R[n]$	0/10	
Move From Lo	mflo	R	$R[t] = R[lo]$	(0-12) 0/12	
Move From Control	mfctrl	R	$R[t] = R[ctrl]$	16/40-40	
Load FP Single	lwtf	I	$R[t] = \text{Mem}[R[n] \cdot \text{SignExtImm}]$	(2) 35-44	
Store FP Double	swfp	I	$\text{Mem}[R[n] \cdot \text{SignExtImm}] = R[t]$	(2) 35-44	
ASSEMBLER DIRECTIVES					
.data [addr?]: Subsequent items are stored in the data segment					
.data [addr?]: Subsequent items are stored in the kernel data segment					
.text [addr?]: Subsequent items are stored in the text segment					
.text [addr?]: starting at [addr] if specified					
.ascii str: Store string str in memory and null-terminate it					
.ascii str: Store the str values in successive bytes of memory					
.float f1,...,fn: Store the n floating-point single precision numbers in successive memory halfwords					
.half h1,...,hn: Store the n 16-bit quantities in successive memory halfwords					
.space n: Allocate n bytes of space in the current segment					
.extern sym: Declare that the symbol stored at sym is a bytes large and is global label					
.align n: Align the next data on a 2^n byte boundary, where n = 1, 2, ..., 32					
.set reg, val: Tell SPIM to complain if subsequent instructions use reg					
.set noat: prevents SPIM from complaining if subsequent instructions use at					
SYSCALLS					
print_int	[#val]	ARGS	RESULT	FloatingPoint	
print_float	1	Integer \$t1		FloatingPoint	
print_double	2	Double \$t1		FloatingPoint	
read_int	5	integer \$t0		integer (\$t0)	
read_float	6	float (\$t0)		float (\$t0)	
read_double	7	double (\$t0)		double (\$t0)	
read_string	8	Buf \$t0, BufLen \$t1		Buf (\$t0)	
stck	9	Immed \$t0		address (\$t0)	
exit	10				
POWERS OF 2					
2^0 = 1					
2^1 = 2					
2^2 = 4					
2^3 = 8					
2^4 = 16					
2^5 = 32					
2^6 = 64					
2^7 = 128					
2^8 = 256					
2^9 = 512					
2^10 = 1024 = 1 K					
2^11 = 2048 = 2 K					
2^12 = 4096 = 4 K					
2^13 = 8192 = 8 K					
2^14 = 16384 = 16 K					
2^15 = 32768 = 32 K					
2^16 = 65536 = 64 K					
2^17 = 131072 = 128 K					
2^18 = 262144 = 256 K					
2^19 = 524288 = 512 K					
2^20 = 1048576 = 1 M					
2^21 = 2097152 = 2 M					
2^22 = 4194304 = 4 M					
2^23 = 8388608 = 8 M					
2^24 = 16777216 = 16 M					
2^25 = 33554432 = 32 M					
2^26 = 67108864 = 64 M					
2^27 = 134217728 = 128 M					
2^28 = 268435456 = 256 M					
2^29 = 536870912 = 512 M					
2^30 = 1073741824 = 1 G					
2^31 = 2147483648 = 2 G					
2^32 = 4294967296 = 4 G					

COMP557

Computer Graphics

- Fundamental mathematical, algorithmic and representational issues in computer graphics
- Learn by doing! 4 assignments.

Homogeneous Coordinates, 3D Affine Transformations, Ray Tracing, Rasterization, Z-buffer, Illumination Models, Perspective Projection, Anaglyphs, Mesh Data Structures, Curves, Surfaces, Subdivision, Simplification, Texture Mapping, Shadows, Radiosity, Colour, Compositing



COMP559

Computer Animation

- Computational techniques for creating computer animation.
- Focus on physically based methods
- Learn with small interactive assignments and mini-project

ODEs, Numerical Integration, Stability, ss-spring Systems, Constraints and Utilization, Collision Detection, Collision response, Contact LCPs, Motion Capture, cter Animation, Fluid Simulation (Lagrangian), 3D Rigid Motion, IK,

Elastic Solids



DON'T FORGET

Assignment Project Exam Help

TO

<https://eduassistpro.github.io/>

RSE

Add WeChat edu_assist_pro

EVALUATIONS

...official evaluations, but also consider ratemyprofessors.com

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

4 / 5

Overall Quality Based on 75 ratings

Paul Kry

Professor in the Computer Science department at
McGill University.

99%
Would take again

3.3
Level of Difficulty

[Rate Professor Kry](#)

[I'm Professor Kry](#) | [Submit a Correction](#)

Professor Kry's Top Tags

HILARIOUS

AMAZING LECTURES

CARING

RESPECTED

LOTS OF HOMEWORK

Assignment Project Exam Help
4 on Scale of 1 to 5? If 1 is 0% and 5 is 100%...

<https://eduassistpro.github.io/>

75%
Add WeChat edu_assist_pro
(just barely)

Reducing discrimination through norms or information

[Boring, Philippe 2017]

- a) Simply reminding people not to be biased when filling out their teaching evaluations seems not to have an effect.
- b) If as well as the reminder, people that that *bias real* <https://eduassistpro.github.io/> their exact setting, then does help reduce the resulting bias.

[Assignment Project Exam Help](#)

[Add WeChat edu_assist_pro](#)