

Assignment Project Exam Help


<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

COMP

Summary: A Single Cycle Datapath


- Rs, Rt, Rd, Immed16 connected to datapath
- We have everything except control signals



An Abstract View of the Critical Path

This affects how much you can overclock your PC!

Critical Path (Load Operation) =
Delay clock through PC (FFs) +
Instruction Memory's Access Time +
Register File's Access Time, +
ALU to Perform a 32-bit Add +
Data Memory Access Time +
Register File Write



Recap: Meaning of the Control Signals


- nPC_MUX_sel :
"n"=next
 $0 \Rightarrow PC \leftarrow PC + 4$
 $1 \Rightarrow PC \leftarrow PC + 4 + \{SignExt(Im16), 00\}$

- This is the version without jump instructions


Assignment Project Exam Help
 nPC_MUX_sel

<https://eduassistpro.github.io/>


Add WeChat: edu_assist_pro



Instruction Fetch Unit at the End of **BRANCH**




- if (Zero == 1) then $PC = PC + 4 + \text{SignExt}[\text{imm16}] * 4$;
else $PC = PC + 4$




Recap: Meaning of the Control Signals

ExtOp: “zero”, “sign”
ALUsrc: 0 \Rightarrow regB;
1 \Rightarrow immedi
ALUctr: “add”, “sub”, “or”

MemWr: 1 \Rightarrow write memory
MemtoReg: 0 \Rightarrow ALU; 1 \Rightarrow Mem
RegDst: 0 \Rightarrow “rt”; 1 \Rightarrow “rd”
RegWr: 1 \Rightarrow write register



RTL: The **ADD** Instruction



add rd, rs, rt


- MEM[PC]
 - Fetch the instruction from memory
- $R[rd] = R[rs] + R[rt]$
 - The actual operation
- $PC = PC + 4$
 - Calculate the next instruction's address

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

The Single Cycle Datapath during **ADD**




$$R[rd] = R[rs] + R[rt]$$

Assignment Project Exam Help


<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro



1 1 x 0 ADD 0 0 0

Single Cycle Datapath during **OR** Immediate?




$$R[rt] = R[rs] \text{ OR } \text{ZeroExt}[\text{Imm16}]$$

Assignment Project Exam Help


<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro



0 1 0 1 OR 0 0 0

The Single Cycle Datapath during **LOAD**?




$$R[rt] = \text{Data Memory} \{R[rs] + \text{SignExt}[\text{imm16}]\}$$

Assignment Project Exam Help


<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro



0 1 1 1 ADD 0 1 0 0

The Single Cycle Datapath during **STORE**?




Data Memory {R[rs] + SignExt[imm16]} = R[rt]

Assignment Project Exam Help


<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro



x 0 1 1 ADD 1 x 0 0

The Single Cycle Datapath during **BRANCH**




if ($R[rs] - R[rt] == 0$) then Zero = 1 ; else Zero = 0

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro



x 0 x 0 SUB 0 x 1 0

The Single Cycle Datapath during JUMP




New PC = { PC[31..28], target address, 00 }

Assignment Project Exam Help


<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro



x 0 x x x 0 x x 1

Step 4: Given Datapath: RTL \Rightarrow Control



Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

A Summary of the Control Signals

See Appendix B

Page 50 onward

(or green reference sheet)

func
op

	10 0000	10 0010	We Don't Care !				
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite						0	0
nPCsel						1	x
Jump	0	0	0			0	1
ExtOp	x	x	0			x	x
ALUctr<3:0>	Add	Subtract	Or	Add	Add	Subtract	x

See 4.4, and
Appendix C


	31	26	21	16	11	6	0						
R-type	op		rs		rt		rd		shamt		funct		add, sub
I-type	op		rs		rt		immediate						ori, lw, sw, beq
J-type	op		target address										jump

Assignment Project Exam Help


<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro

Question: Build Control Logic to implement Jump



Control Logic to implement Jump



A_i	B_i	XNOR
0	0	1
0	1	0
1	0	0
1	1	1


Question, True or False



1. We should use the main ALU to compute $PC = PC + 4$
2. The ALU is memory reads or writes

True, false, or don't care?


Question



- MemToReg='x' & ALUctr='sub'. SUB or BEQ?
- Which of the two signals is not the same (i.e., 1, 0, x) for ADD, LW, SW?
RegDst or ALUctr?
- "Don't Care" signals are useful because we can simplify our implementation of the combinatorial Boolean control functions. F / T?

And in Conclusion... Single cycle control

- 5 steps to design a processor
 1. Analyze instruction set => datapath requirements
 2. Select set of datapath components & establish clock methodology
 3. Assemble datapath meeting the requirements
 4. Analyze implementation to determine setting of control points to <https://eduassistpro.github.io/>
 5. Assemble the control logic
- Control is the hard part
- MIPS makes that easier
 - Instructions same size
 - Source registers always in same place
 - Immediates same size, location
 - Operations always on registers/immediates



Review and More Information

- Textbook Section 4.4

Assignment Project Exam Help

<https://eduassistpro.github.io/>

Add WeChat edu_assist_pro