Assignment Project Exam Help

https://eduassistpro.github.io/

Add WeChat edu_assist_pro

Review (1/2)


- Caches are NOT mandatory:
 - Processor performs arithmetic
 - Memory stores data

 Assignment Project Exam Help
 - Caches simply make t https://eduassistpro.github.io/
- Each level of memory higher level
- Caches speed up due to temporal locality: store data used recently
- Block size > 1 word speeds up due to spatial locality: store words adjacent to the ones used recently

Review (2/2)

- Cache design choices:
 - size of cache: speed v. capacity
 - direct-mapped v. Assignment Project Exam Help
 - for N-way set assoc: https://eduassistpro.github.io/
 - block replacement policy Add WeChat edu_assist_pro
 - 2nd level cache?
 - Write through v. write back?
- Use performance model to pick between choices, depending on programs, technology, budget, ...


Another View of the Memory Hierarchy



Virtual Memory

- If Principle of Locality allows caches to offer (usually) speed of cache memory with size of DRAM memory, then recursively why introduced at hext fever to give speed of DRAM memory, size of Disk https://eduassistpro.github.io/
- Called "Virtual Memory" WeChat edu_assist_pro
 - Also allows OS to share memory, protect programs from each other
 - Today, more important for <u>protection</u> vs. just another level of memory hierarchy
 - Historically, it predates caches


Virtual to Physical Addr. Translation



https://eduassistpro.github.io/

- Each program potentative (That edu_assist potential space) as if it were the only program running
- Each "process" is protected from the other
- OS can decide where each goes in memory
- Hardware (HW) provides virtual -> physical mapping

Simple Example: Base and Bound Reg




Assignment Project Exam Help


https://eduassistpro.github.io/

Add WeChat edu_assist_pro

GDT: Global descriptor table

On 286 machines, it allowed for base and bound, while indirection and virtual memory was not introduced to x86 chips until the 386 (in 1986)





Virtual Memory Mapping Function

- Cannot have simple function to predict arbitrary mapping
- Use table lookup of mappings

Virtual addressment Prejage Frambelp

Offset

- Use table lookuphttps://eduassistpro.gjt/មួម២.io/
 - Page number is Ade WeChat edu_assist_pro
- Virtual Memory Mapping Function
 - Physical Offset = Virtual Offset
 - Physical Page Number = PageTable[Virtual Page Number]
 - (P.P.N. also called "Page Frame")


Page Table

- A page table is an operating system structure which contains the mapping of virtual addresses to physical locations
 - There are several different ways ight up to the operating system, to keep this data aroun https://eduassistpro.github.io/
- Each process running in the ope tem has its own page table

 table

 table
 - "State" of process is PC, all registers, plus page table
 - OS changes page tables by changing contents of <u>Page Table Base</u> <u>Register</u>


Address Mapping: Page Table



Page Table located in physical memory

Page Table Continued

- Page Table Entry (PTE) Contains either Physical Page
 Number or indication not in Main Memory (Valid = 0)
 - OS maps to disk if Not Valid (V = 0)



• If valid, check permission to use page: Access Rights (A.R.) may be Read Only, Read/Write, Executable

Notes on Page Table

- Solves Fragmentation problem: all chunks same size, so all holes can be used
- OS must resegiven "Forther Brack Participation of the process of the control of
- To grow a pro If unused pa
 https://eduassistpro.github.io/

 - If not, OS swallship edu_assist_pro
 - (Least Recently Used to pick pages to swap)
- Each process has own Page Table
- Will add details, but Page Table is essence of Virtual Memory

Analogy

Book title like virtual address

- "See MIPS Run"
- Call number like physical address 0476 9 473 \$88,2007 Assignment Project Exam Help
- Card catalogue like pa https://eduassistpro.github.io/ number
 Card catalogue like pa https://eduassistpro.github.io/
- On card for book, in local library *or*Indicating in main memory *or* on disk
- On card, loan restrictions are like access rights, for instance, reserved for 2-hour in library use, or 2-week checkout

Comparing the 2 levels of hierarchy

Cache Version Virtual Memory Version

Block (or Line) <u>Page</u>

Miss Assign Project Exam Help

Block Size: 32-64B https://eduassistpro.github.io/

Placement:

Direct Mapped, Add WeChat edu_assist_pro

N-way Set Associative

Replacement: Least Recently Used

LRU or Random or... (LRU)


Write Thru or Back Write Back

Virtual Memory Problem #1

- Observation: since I https://eduassistpro.githubtinere must be locality in virtual addAddsWe@hat edu_assistherse pages
- Since small is fast, why not use a small cache of virtual to physical address translations to make translation fast?
- For historical reasons, this cache is called a *Translation Lookaside Buffer*, or *TLB*

Translation Look-Aside Buffers

- TLBs usually small, typically 128 256 entries
- Like any other cache, the TLB can be direct mapped, set associative, or fully associative



Typical TLB Format

Virtual Address	Physical Address	Dirty	Ref	Valid	Access Rights
A	ssignment	Project	Exai	n Help	

https://eduassistpro.github.io/

TLB just a cach

- pings
- TLB access time to have that edu_assist_pro (much less than main memory access time)
- <u>Dirty</u>: since we use "write back" policy, need to know whether or not to write page to disk when replaced
- Ref: Used to help calculate LRU on replacement
 - Can be cleared periodically by OS, then checked later to see if page was referenced

What if page not in TLB?

- Option 1: Hardware checks page table and loads new Page Table Entry into TLB
- Assignment Project Exam Help
 Option 2: Hardware
 S to decide what to do
 - This is a simple and f^{https://eduassistpro.github.io/}
- MIPS follows Option 2d Hard War edu_assistement about page table
 - That is, there is no "page table base register" and instead there is only the TLB

TLB Miss (simple strategy)

- If the address is not in the TLB,
 MIPS traps to the operating system
 - When in the operating system we don't do translation (turn off virtual memory)
- The operating syste https://eduassistpro.githuh.ieaused the TLB fault, page fault, and <a href="https://eduassistpro.githuh.ieaused the TLB was requested was requested
 - So we look the entry up in the page table
 - Then we add the entry to the TLB
 - Then we resume the program again at the instruction that failed (it will not have a TLB miss next time)

What if the data is on disk?

 We load the page off the disk into a free block of memory, using a DMA transfer

Assignment Project Exam Help

– Meantime we switc


s waiting to be run

- When the DMA is cohttps://eduassistpro.github.io/ update the process's Apale Wtable edu_assist_pro
 - So when we switch back to the task, the desired data will be in memory

What if we don't have enough memory?

- Chose some physical page belonging to a program,
 - We chose the physical page to evict based on replace replace
 - If chosen pa nto the disk
 - If chosen pa https://eduassistpro.github.io/ then we can simplwere edu_assiste promemory
- The program previously using the chosen page must have its page table updated to reflect the fact that its memory moved somewhere else.
- Finally, the OS can update our program's page table to use this physical page

Data on Disk?



Virtual Memory Problem #2



- Not enough physical memory! Suppose 4KB pages and...
 - Have only 64 MB (2²⁶ B) of physical memory
 - N processes, each wignment 2 reject what Helpory
 - How many virtual pag
 https://eduassistpro.github.io/
 For what N will we ha hysical page?
- Spatial Locality to the rescue Chat edu_assist_pro
 - Each page is 4 KB, lots of nearby references
- Even for huge programs, typically only accessing a few pages at any given time
 - The "Working Set" of recently used pages

Virtual Memory Problem #3

- Page Table too big!
 - 4 GB Virtual Memory ÷ 4 KB page
 - ⇒ approximate significant Pagierable Entitled p
 each taking up 1
 ⇒ 4 MB just for Pa
 https://eduassistpro.github.io/
 - ⇒ 4 MB just for Pa Thips://eduassistpro.github.io/ 25 processes will need 100 Mt edu assis Tables!
- Variety of solutions to tradeoff memory size of mapping function for slower TLB misses
 - Make TLB large enough, highly associative so rarely miss on address translation
 - Alternative mapping functions are not in the scope of this course

Things to Remember 1/2

- Apply Principle of Locality Recursively
- Reduce Miss Penalty? add a (12) cache Help
- Manage memory to https://eduassistpro.github.io/
 - Originally included protection as b Add WeChat edu_assist_pro
 - Use Page Table of mappings vs. tag/data in cache
- Virtual memory to Physical Memory Translation too slow?
 - Add a cache of Virtual to Physical Address Translations, called a <u>TLB</u>

Things to Remember 2/2

- Virtual Memory allows protected sharing of memory between processes with less swapping to disk, less fragmentation than always-swap, or base/pound Project Exam Help
- Spatial and Temporal https://eduassistpro.kgithgubeto/of Pages is all that must be in memory for process to edu assist pro
- TLB to reduce performance cost of VM
- Need a more compact representation to reduce memory size cost of simple 1-level page table (especially when using a 64-bit address space)

Review and More Information

Textbook 5th edition 5.7, Virtual Memory

Assignment Project Exam Help

https://eduassistpro.github.io/

Add WeChat edu_assist_pro