Parallel Computing with GPUs: Warp Level Assignment Project Exam Help

CUDA https://eduassistpro.github.io/

Dr Paul Ric http://paulrichmond.shef.ac edu_assist_pro_ http://paulrichmond.shef.ac





Last Teaching Week

■We learnt about shared memory
☐ Very powerful for block level computations
☐ Excellent for improving performance by reducing memory bandwidth
□User controlled caching and needs careful consideration for bank conflicts and boundary conditions are the project Exam Help
☐Memory coalescing: Vhttps://eduassistpro.gltnub.io/
Occupancy can be changed by hodiedu_assist_spes, registers and shared memory usage
□This week:
☐ How exactly are warps scheduled?
☐Can we program at the warp level?
☐What mechanisms are there for communication between threads?





Overview

- ☐ Warp Scheduling & Divergence
- **□**Atomics
- ☐ Warp Operations

Assignment Project Exam Help


https://eduassistpro.github.io/

Add WeChat edu_assist_pro





Thread Block Scheduling




- ☐ No guarantee of block ordering on SMPs
- ☐ Hardware will schedule blocks to a SMP as soon as necessary resources are available





Thread Block Scheduling



- ☐ Each thread block is mapped to one or more warps
- \square 2D blocks are split into warps first by x index then y then





Warp Scheduling

Streaming Multiprocessor ☐ Zero overhead to swap warps (warp scheduling) ☐ Warps contain only threads from a single thread block Assignment Project Exam Help ☐ Warps can be swappe different blocks assign https://eduassistpro.github.ig/ Memory / Cache streaming multi proce □ At any one time only one deland to the shat edu_assist Scheduler / Dispatcher operations being executed Instruction Cache and Registers ☐ Memory movement happens in background






Warps and SIMD

- □ Execution of GPU instructions is always in groups of threads called warps
- □Within a warp execution on the hardware follows the SIMD execution model

 Assignment Project Exam Help
 - ☐ The view outside of a
- ☐What happens if code
 - **□**Branch Divergence

https://eduassistpro.github.io/ erent control flow?







Divergent Threads

- ☐ All threads must follow SIMD model
 - ☐ Multiple code branch paths must be evaluated
 - ☐ Not all threads will be active during code execution
 - □ Coherence = all threads following the same path Help
- ☐ How to avoid diverge https://eduassistpro.github.io/
 - 1. Avoid conditional code dd WeChat edu_assist_pro
 - 2. Especially avoid conditional code based on adIdx
- ☐ Fully coherent code can still have branches
 - ☐BUT all threads in the warp follow the same path





Coherent Code



```
__global___ void a_kernel()

if (blockIdx.xAsignment Project Exam Helpholing)

else

//something elshttps://eduassistpro.github.id/ng else

}
```

Add WeChat edu_assist_pro

- ■Which is coherent?
- ■Which is divergent?





Levels of divergence

- □ Divergent code can be classified by how many "ways" it diverges.
 - □ E.g. the following examples are 4-way divergent (and functionally equivalent)
- ☐ If a warp has 32-way divergence this will have a **massive** impact on performance! Assignment Project Exam Help

https://eduassistpro.github.io/


```
Add WeChat edu_assist_pro
__global__ void a_kernel(int *a)
  int a = a[threadIdx.x + blockIdx.x*blockDim.x]
  if (a==0)
      //code for case 0
   else if (a==1)
      //code for case 1
  else if (a==2)
      //code for case 2
   else if (a==3)
      //code for case 3
```

```
int a = a[threadIdx.x + blockIdx.x*blockDim.x]
switch (a) {
  case(0):
    //code for case 0 with break
  case (1):
    //code for case 1 with break
  case(2)
    //code for case 2 with break
  case(3)
    //code for case 3 with break
```

2D blocks and divergence



Thread Block 0



```
__global___ void a_kernel()

if (threadIdx.y % 2)

//something

else

Assignment Project Exam Helpomething else
```

```
https://eduassistpro.github.io/db_kernel()

Add WeChat edu_assisthpeatdx.y / 4)
//something
else
//something else
```

☐ How many ways of divergence?





Branching vs. Predication

☐Predication is an optic instructions	onal guard that can be applied to machine
☐A predicate is set in pr	edicate registers (virtual registers)
☐Predicates are unique	igneachthreagect Exam Help
☐Depending on the pre executed	ction can be conditionally https://eduassistpro.github.io/
□NOP otherwise	Add WeChat edu_assist_pro
☐ How does this differ to	o branching?
☐No labels or change in	program counter
☐ Smaller more compact ☐ Less operations = bette	





Branching code

CUDA C

```
int a = 0;
if (i < n)
  a = 1;
else
  a = 2;
```

☐ Consider the following branching code...

Assignment Project Translit ISA

low-level parallel thread https://eduassistpro.githuttopyirtual machine and ion set architecture

PTX ISA

```
Add WeChat edu_assist for 60DA
       mov.s32 a, 0;
       setp.1t.s32 p, i, n;
@!p bra A FALSE;
                              //if true
A TRUE:
                              //a = 1
       mov.s32 a, 1;
       bra A END;
A FALSE:
                              //if false
       mov.s32 a, 2;
                              //a = 2
A END:
        . . .
```

pendent of NVIDIA GPU architecture

> ☐ Used to generate native target architecture machine instructions





Branching code using predicate

CUDA C

```
int a = 0;
if (i < n)
  a = 1;
else
  a = 2;
```

☐ Consider the following branching code...

☐ In this case the predicate can

Assignment Project Exerus Elelto reduce the number

PTX ISA (compiler optimised)

```
mov.s32 a, 0;
      setp.lt.s32 p, i, n; //p=(i < n)
      mov.s32 a, 1;
gp
     mov.s32 a, 2;
q!b
```

https://eduassistpro.github.io/

//a=2

good at

Add WeChat edu_assistneptoranching and predication

tructions

CUDA C (improved)

```
int a = 0;
a = (i < n)? 1: 2;
```

PTX ISA (improved)

```
mov.s32 a, 0; //a=0
setp.lt.s32 p, i, n; //p=(i < n)
selp a, 1, 2, p
                    //a=(p)?1:2
```

☐ Can hint to the compiler by using ternary operators





- ☐ Warp Scheduling & Divergence
- **□** Atomics
- ☐ Warp Operations

Assignment Project Exam Help

https://eduassistpro.github.io/

Add WeChat edu_assist_pro







What is wrong with the following

Assignment Project Exam Help

```
__global__ void m

__shared__ int https://eduassistpro.github.io/

int my_local = AtdcleWeChat edu_assistcopron.x];

if (my_local > max)

    max = my_local;
}
```





Atomics

□ Atomics are used to ensure correctness when concurrently reading and writing to a memory location (global or shared)

Assignment Project Exam Help

```
__global__ void m

{
    __shared__ int https://eduassistpro.github.io/
    int my_local = AtdreweChat edu_assistocpro.x];

if (my_local > max)
    max = atomicMax(&max, my_local);
}
```

- ☐ No race condition
- ☐ Function *supported* in (some) hardware
 - ☐ Support varies depending on which memory is used (global, shared etc.)





Atomic Functions and Locks

- ☐ An atomic function
 - ☐ Must guarantee that an operation can complete without interference from any other thread
 - Does not provide any guarantee of ordering or provide any synchronisation Assignment Project Exam Help
- ☐ How can we impleme

```
__device__ int lock = 0;

__global__ void kernel() {
   bool need_lock = true;
   // get lock
   while (need_lock) {
     if (atomicCAS(&lock, 0, 1) == 0) {
        //critical code section
        atomicExch(&lock, 0);
        need_lock = false;
     }
   }
}
```

```
https://eduassistpro.github.io/
```

```
int ato address, int compare, int val)
```

Add WeChat edu_assist_pro

Performs the following in a single atomic transaction (atomic instruction)


```
*address=(*address==compare)? val : *address;
```

Returning the old value at the address





Serialisation



☐ What happens to performance when using atomics?

Assignment Project Exam Help

critical section example

https://eduassistpro.gitbruta.co/thread accessing the sh

Add WeChat edu_assist_pro For the instruction access to

the shared lock variable is serialised

☐ This is true of any atomic function or instruction in CUDA





CUDA Atomic Functions / Instructions

☐In addition to atomicCAS the following atomic
functions/instructions are available
□Addition/subtraction
□E.g. int atomicAdd(int* address, int val) - add val to integer at address Assignment Project Exam Help
□ Exchange
□Exchange a value with https://eduassistpro.github.io/
□Increment/Decrement
□Minimum and Maximundd WeChat edu_assist_pro
□Variants of atomic functions
☐Floating point versions require Compute 2.0
☐64 bit integer and double versions available in Pascal (Compute 6.0)
☐See docs: https://docs.nvidia.com/cuda/cuda-c-programming-
guide/index.html#atomic-functions





Shared vs Global Atomics

☐Global Atomics ☐ Fermi: Atomics are not cached and are hence very slow ☐ Kepler and Maxwell: both use L2 caching of global atomics Shared Memory Atomigsment Project Exam Help ☐ Fermi and Kepler: No atomics □ Emulated using locks i https://eduassistpro.github.io/ □ Poor when there is high contention Chat edu_assist_pro □ Sometimes worse than global atomics ☐ Maxwell+: Hardware supported SM atomics ☐ Much improved performance





Local vs Global Atomics

Kepler Maxwell

Assignment Project Exam Help

https://eduassistpro.github.io/

Add WeChat edu_assist_pro

■Image histogram example	
Accumulation of colour values for images	

- ☐ Entropy: measure of the level of disorder (lower entropy == higher contention)
- https://devblogs.nvidia.com/parallelforall/gpu-pro-tip-fast-histograms-using-shared-atomics-

maxwell/



☐ Warp Scheduling & Divergence

□Atomics

☐ Warp Operations

Assignment Project Exam Help

https://eduassistpro.github.io/

Add WeChat edu_assist_pro





Warp Shuffle


□For moving/comparing data between threads in a block it is possible to use Shared Memory (SM)
□ For moving/comparing data between threads in a warp (known as lanes in this context) it is possible to use a warp shuffle (SHFL) □ Direct exchange of information between two threads □ Can replace atomics https://eduassistpro.github.io/
□Should <u>never</u> depend □Does not require SM Add WeChat edu_assist_pro □Always faster than SM equivalent
□Implicit synchronisation (no need forsyncthreads) □EXCEPT on Volta hardware
Works by allowing threads to read another threads registers Available on Kepler and Maxwell





Shuffle Variants

shfl()



Shuffled between any two index threads

__shfl_up()


shfl down()

Assignment Project Exam Help

| 1 | 2 | 3 | 4 | 5 | 6 | 8 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 8 |
| https://eduassistpro.github.io/

Shuffles to nth right nth left neighbourd rapping indices (in this case is case n=2) n=2)

__shfl_xor()



Butterfly (XOR) exchange shuffle pattern





Shuffle function arguments


```
shfl(int var, int srcLane, int width=warpSize);
    ☐ Direct copy of var in srcLane
☐ int shfl up(int var, unsigned int delta, int width=warpSize);
☐ int shfl down(int var, unsigned int delta, int width=warpSize);
delta is the n step used for shuffling Assignment Project Exam Help int shfl xor(int var, int laneMask, int width=warpSize);
    Source lane determined by b https://eduassistpro.github.io/
□ Optional width argument
    ptional width argument Add WeChat edu_assist_pro  

Must be a power of 2 and less than or equal to w
    ☐ If smaller than warp size each subsection acts independently (own wrapping)
□All functions available as float and half versions
    http://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#warp-shuffle-functions
```






Shuffle Warp Sum Example (down)







Shuffle Warp Sum Example (xor)







Warp Voting

☐ Warp shuffles allow data to be exchanged between threads in a warp ☐ Warp voting allows threads to test a condition across all threads in a warp □int all (condAssignment Project Exam Help ☐ True if the condition is int any(conditihttps://eduassistpro.github.io/ True is any thread in warp meets conditional edu_assist_prounsigned int ballot (condit □ Sets the nth bit of the return value based on the nth threads condition value □All warp voting functions are single instruction and act as barrier □Only active threads participate, does not block like syncthreads ()





Warp Voting Example

- ☐ For each first thread in the warp calculate if all threads in the warp have true valued input
- ☐ Save the warp vote to a compact array
 - ☐ A reduction of factor 32





_shfl_sync

- □ Volta hardware allows interleaved execution of statements from divergent branches
 - ☐ Each thread has its own program counter to allow this

Pre-Volta harswigenment Project Asame Sullpwarp operations require a onised version

https://eduassistpro.ghh&b.io/

shfl(int var, int srcLane, int pSize);

Add WeChat edu_assiste:pro

hfl(unsigned int mask, int var, int srcLane,
int width=warpSize);

- if (threadIdx.x < 4) {
 A;
 B;
 } else {
 X;
 Y;
 }
 z;
 __syncwarp()</pre>
- Volta hardware

 X;
 Y;
 Z;
 Vision Shape Shap
- ☐Allow syncing of units smaller than a warp





Global Communication

□Shared memory is per thread block
□Shuffles and voting for warp level
□Atomics can be used for some global (grid wide) operations
Assignment Project Exam Help
□What about general g
□Not possible within a https://eduassistpro.githobeire/l)!
□Remember a grid may not be entirely
□Can be enforced by finishing the kern

```
step1 <<<grid, blk >>>(input, step1_output);
// step1_output can safely be used as input for step2
step2 <<<grid, blk >>>(step1_output, step2_output);
```





Summary

☐ Warps are the level in which threads are grouped for execution □ Divergent code paths within a warp are very bad for performance □ Warps can communicate directly via warp shuffles and voting Assignment Project Exam Help

The performance of w very fast (single) instruction) https://eduassistpro.github.io/ Atomic can be used to allow thread edu_assistive access to a shared variable ☐ Atomic performance varies greatly with different architectures





Acknowledgements and Further Reading

```
□ Predication: <a href="http://docs.nvidia.com/cuda/parallel-thread-execution/index.html#predicated-execution">http://docs.nvidia.com/cuda/parallel-thread-execution/index.html#predicated-execution</a>
```

```
□ Shuffling: <a href="http://on-demand.gputechcomsignment/Project ExamtHelps/S3174-Kepler-Shuffle-Tips-Tricks.pdf">http://on-demand.gputechcomsignment/Project ExamtHelps/S3174-Kepler-Shuffle-Tips-Tricks.pdf</a>
```

□Volta: https://eduassistpro.github.io/ures-revealed/

Add WeChat edu_assist_pro



