# Parallel Computing with GPUs: CUDA Assignment Project Exam Help

https://eduassistpro.github.io/

Dr Paul Ric http://paulrichmond.shef.ac edu\_assist\_pro\_ http://paulrichmond.shef.ac





- ☐Global Memory Coalescing
- ☐Global Memory Coalescing with the L1 Cache
- Occupancy and Thread Block Dimensions
  Assignment Project Exam Help

https://eduassistpro.github.io/

Add WeChat edu\_assist\_pro






# Coalesced Global Memory Access

When memory is loaded/stored is moved in cache lines	from global memory to L2 (and L1) i
is moved in cache inles	
□If threads within a warp access glocause increased movement (trans	obal memory in irregular patterns this can actions) of data Help
☐Coalesced access is w	s in a warp access
sequentially adjacent https://ed	uassistpro.githubrig/nt values).
Having coalesced access will redu increase memory performance	hat edu_assist_pro
☐This is one of the most important memory usage!	performance considerations of GPU






## Use of Memory Cache Levels



#### L2 Coalesced Memory Access




```
__global__ void copy(float *ohttps://eduassistpro.github.io/
int xid = blockIdx.x * blockDim.x + threa
odata[xid] = idata[xid]; Add WeChat edu_assist_pro
}
```

- ☐Global memory always moves through L2
  - ☐But not always through L1 depending on architecture
- ☐ In L2 cache line size is 32B
  - ☐ For a coalesced read/write within a warp, 4 transactions required
  - □100% memory bus speed





#### L2 Permuted Memory Access



https://eduassistpro.github.io/


Add WeChat edu\_assist\_pro

Ш	Permuted Access
	☐Within the cache line accesses can be permuted between threads
	□No performance penalty





#### L2 Permuted Memory Access



https://eduassistpro.github.io/


Add WeChat edu\_assist\_pro

- ☐ Permuted Access
  - ☐ Permuted access within 128 byte segments is permitted
    - ☐Will NOT cause multiple loads
    - ☐ Must not be permuted over the 128 byte boundary





#### L2 Offset Memory Access



Assignment Project Exam Help

- ☐ If memory accesses are offset then parts of the cache line will be unused (shown in red) e.g.
  - ☐ 5 transactions of 160B of which 128B is required: 80% utilisation
- ☐ Use thread blocks sizes of multiples of 32!









#### Assignment Project Exam Help


```
__global__ void copy(float *ohttps://eduassistpro.github.io/
int xid = (blockIdx.x * blockDim.x + thre RIDE;
odata[xid] = idata[xid]; Add WeChat edu_assist_pro
}
```

 $\square$  How many cache lines transactions for warp if STRIDE = 2?





#### L2 Strided Memory Access



#### Assignment Project Exam Help

```
__global__ void copy(float *ohttps://eduassistpro.github.io/
int xid = (blockIdx.x * blockDim.x + thre RIDE;
odata[xid] = idata[xid]; Add WeChat edu_assist_pro
}
```

- ☐Strided memory access can result in bad performance e.g.
  - ☐ A stride of 2 causes 8 transactions: 50% useful memory bandwidth
  - ■As stride of >32 causes 32 transactions: ONLY 3.125% bus utilisation!
    - ☐ This is as bad as random access
    - ☐ Transpose data if it is stride-N





#### Degradation in Strided Access Performance

Assignment Project Exam Help

https://eduassistpro.github.io/

Add WeChat edu\_assist\_pro

□ Note: Performance worsens beyond a stride of just 8 as adjacent or concurrent warps (on same SM) can't re-use cache lines from L2





#### Array of Structures vs Structures of Arrays

- ☐ Array of Structures (AoS)
  - ☐ Common method to store groups of data (e.g. points)

```
struct point {
    float x, y, z;
};
    Assignment Project Exam Help
__device__ struct point d_

__global__ void manipulate https://eduassistpro.github.io/
{
    float x = d_points[blockIdx.x*blockDim.x + edu_assist;_profloat y = d_points[blockIdx.x*blockDim.x + threadIdx.x].z;
    float z = d_points[blockIdx.x*blockDim.x + threadIdx.x].z;
    func(x, y, z);
}
```

Is this a good kernel?





#### Array of Structures vs Structures of Arrays

- ☐ Array of Structures (AoS)
  - ☐ Common method to store groups of data (e.g. points)

```
struct point {
    float x, y, z;
};
Assignment Project Exam Help
__device__ struct point d_

__global__ void manipulate https://eduassistpro.github.io/
{
    float x = d_points[blockIdx.x*blockDim.x*t edu_assist;_profloat y = d_points[blockIdx.x*blockDim.x*t threadIdx.x].x;
    float z = d_points[blockIdx.x*blockDim.x*t threadIdx.x].x;
    func(x, y, z);
}
```







#### Array of Structures vs Structures of Arrays

☐ An Alternative: Structure of Arrays (SoA)

```
struct points {
    float x[N], y[N], z[N];
};

__device__ struct points Assignment Project Exam Help

__global__ void manipulate_poi
    https://eduassistpro.github.io/
    float x = d_points.x[blockIdx.x*blockDim.x + th
    float y = d_points.y[blockIdx.x*blockDim.x + th
    float z = d_points.z[blockIdx.x*blockDim.x*hathedu_assist_pro
    func(x, y, z);
}
```

100% effective memory bandwidth







- ☐Global Memory Coalescing
- ☐Global Memory Coalescing with the L1 Cache
- Occupancy and Thread Block Dimensions
  Assignment Project Exam Help

https://eduassistpro.github.io/

Add WeChat edu\_assist\_pro





## L1 Cache

■What affect does this have on performance of memory movement
☐Can be good in certain circumstances
☐Coalesced access with adjacent warps reading same data
☐Can also be bad
□Un-coalesced accesspignmente Project Exam Help
☐Increases over-fetch
□Does my card support https://eduassistpro.github.io/
☐ Check globalL1CacheSupported and leadu_assist_prorted CUDA device properties
☐ Maxwell 5.2 reports globalL1CacheSupported false when in fact true!
☐Enabling L1 caching of global loads
☐ Pass the -Xptxas -dlcm=ca flag to nvcc at compile time
☐-dlcm=cg can be used to disable L1 on devices which use it by default





#### Enabling L1 Cache in Visual Studio

Assignment Project Exam Help

https://eduassistpro.github.io/


Add WeChat edu\_assist\_pro







## L1 Coalesced Memory Access




```
__global__ void copy(float *oadd WeChatedu_assist_pro
    int xid = blockIdx.x * blockDim.x + threadIdx.x;
    odata[xid] = idata[xid];
}
```

- □All addresses fall in one 128B cache line
  - ☐ Single transaction
- □100% bus utilisation





#### L1 Permuted Memory Access




- ☐ Any thread within the warp can permute access
- ☐Same as L2





#### L1 Offset Memory Access



```
__global___void copy(float *odata float* id edu_assistepro
int xid = blockIdx.x * blockIdm.x ethat edu_assistepro
odata[xid] = idata[xid];
}
```

- □ If memory accesses are offset then parts of the cache line will be unused (shown in red) e.g.
  - ☐ 2 transactions of 256B of which 128B is required: 50% utilisation
- ☐ For strided and random access performance is much worse with L1





- ☐Global Memory Coalescing
- ☐Global Memory Coalescing with the L1 Cache
- Occupancy and Thread Block Dimensions Assignment Project Exam Help

https://eduassistpro.github.io/

Add WeChat edu\_assist\_pro





## Occupancy

- □Occupancy is the ratio of active warps on an SMP to the maximum number of active warps supported by the SMP
  - □Occupancy = Active Warps / Maximum Active Warps

Assignment Project Exam Help

□Why does it vary?

https://eduassistpro.github.io/ d resources are finite

☐ Resources are allocat

- ☐ Multiple thread blocks Caldbers Signet edu\_assistre coning Multi Processor
- ☐Your occupancy might be limited by either
  - Number of registers
  - Shared memory usage
  - Limitations on physical block size





# Why is occupancy important

Implications of Increasing Occupancy
☐Memory bound code
☐ Higher occupancy will hide memory latency
☐ If bandwidth is less than peak then increasing active warps might improve this
□If bandwidth is less than peak then increasing active warps might improve this Assignment Project Exam Help □Compute bound code
□Will not improve perfo https://eduassistpro.github.io/ □100% occupancy not r formance
□100% occupancy not r formance
□Instruction throughput Aight Wothalt edu_assist_pro
☐Memory bandwidth might be fully saturated





# Occupancy and Thread Block Size


☐Thread Block Limitation	ons
☐Always a factor of 32 (	warp size)
<b>5 5</b>	lock size will change occupancy  onment Project Exam Help
☐There is a fixed limit o Maxwell)	blocks per SM (16 in Kepler, 32 in https://eduassistpro.github.io/
	ig Add WeChat edu_assist_pro for another block ough resource is available
$oldsymbol{\square}$ The relationship betw	een thread block size and occupancy is non
linear	
☐Complex interplay bet	ween resources






## Occupancy Calculator

- ☐ The CUDA Occupancy calculator is available for download
  - http://developer.download.nvidia.com/compute/cuda/CUDA Occupancy calculator.xls
  - By giving a Compute Capability. Threads per block usage registers per thread and shared memory per block occupancy can be predicted.
  - It will also inform you https://eduassistpro.gupancy.orgisters, SM, block size)



Add WeChat edu\_assist\_







#### Occupancy Calculator

- ☐ How do I know what my SM usage per block is?
  - ☐ You either statically declared it or dynamically requested it as a kernel argument
- ☐ How do I know what my register usage is?
  - ☐CUDA build rule Device Properties-> Verbose PTX Output = Yes
    - ☐i.e. nvcc —ptxas-options=-v

```
1>----- Build started: Project: Lab06, Configuration: Debug Win32 -----
         1> Compiling CUDA source file kernel.cu...
         1> E:\Lab06>"nvcc.exe" -gencode=arch=compute 35,code=\"sm 35,compute 35\" --use-local-env --cl-
         version 2013 -ccbin "C:\MSVS12.0\VC\bin" -I"C:\CUDA\v7.0\include" -I"C:\CUDA\v7.0\include" -G
         -keep-dir Debug -maxrregcount=0 --ptxas-options=-v --machine 32 --compile -cudart static -Xptxas
         dlcm=ca -g -D CUDACC -DWIN32 -D DEBUG -D CONSOLE -D MBCS -Xcompiler "/EHsc /W3 /nologo /Od
         /Zi /RTC1 /MDd " -o Debug\kernel.cu.obj "E:\Lab06\kernel.cu"
         1> ptxas info
                           : 0 bytes gmem
         1> ptxas info
                          : Function properties for cudaGetDevice
            Daytes stack frame, 0 bytes spill loads presenties for JudaFuncGetAttributes
                 8 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads
                                            ies for cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags
                                            esispill stores, \( \rho \) bytes spill loads
https://eduassistpro.githupda@/ceGetAttribute
                                           es spill stores, 0 bytes spill loads
         1> ptxas info
                                                tion ' Z9addKernelPiS S ' for 'sm 35'
                                      assistic Z9addKernelPiS_S_ bytes spill loads
                                               32 bytes cmem[0]
            ptxas info
            ptxas info
                           : Function properties for cudaMalloc
                 8 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads
                           : Function properties for cudaOccupancyMaxActiveBlocksPerMultiprocessor
             ptxas info
                16 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads
             kernel.cu
            Lab06.vcxproj -> E:\Lab06.exe
            copy "C:\CUDA\v7.0\bin\cudart*.dll" "E:\Lab06\Debug\"
            C:\CUDA\v7.0\bin\cudart32 70.dll
            C:\CUDA\v7.0\bin\cudart64 70.dll
                     2 file(s) copied.
         ====== Build: 1 succeeded, 0 failed, 0 up-to-date, 0 skipped ========
```





## Intelligent Launching

□Since CUDA 6.5 It is possible to launch block sizes to maximise occupancy (using the Occupancy API)
□This does not guarantee good performance!
□However: Usually A south compromise to Exam Help
□cudaOccupancyMa Size: will find best block size and minimu https://eduassistpro.github.io/
□Actual grid size must be calculated hat edu\_assist\_pro

```
int blockSize;
int minGridSize;
int gridSize;

CudaOccupancyMaxPotentialBlockSize(&minGridSize, &blockSize, MyKernel, 0, 0);
gridSize = (arrayCount + blockSize - 1) / blockSize; //round up
MyKernel <<< gridSize, blockSize >>> (d_data, arrayCount);
```





#### Occupancy SDK for Shared Memory

☐ What if SM use varies depending on block size?


```
int SMFunc(int blockSize) {
 return blockSize*sizeof(int);
                            Assignment Project Exam Help
                                 https://eduassistpro.github.io/
void launchMyKernel(int *d_data, int arrayCount)
                                 Add WeChat edu_assist_pro
 int blockSize;
 int minGridSize;
 int gridSize;
 cudaOccupancyMaxPotentialBlockSizeVariableSMem(&minGridSize, &blockSize, MyKernel, SMFunc, 0);
 gridSize = (N + blockSize - 1) / blockSize;
 MyKernel <<< gridSize, blockSize, SMFunc(gridSize) >>>(d data, arrayCount);
```





#### Other considerations for block sizes

- ☐ Waves and Tails☐ A Wave is a set of thread blocks that run concurrently on the device
  - ☐Grid launch may have multiple waves
  - □A Tail is the partial thread block left as a result of dividing problem size by thread block dimensions
- ☐ Performance Implicat https://eduassistpro.github.io/
  - □ Larger thread blocks sizes may result i execution Add WeChat edu\_assist\_pro








#### Other considerations for block sizes

#### Assignment Project Exam Help

https://eduassistpro.github.io/



#### Summary

☐ For best memory bandwidth coalesced access is very important ☐ Care should be taken to avoid unnecessary offsets or strides which degrade memory performance Structures of Arrays signing be Projecta Exemplain Arrays of Structures □L1 cache can be good https://eduassistpro.gi@h@e.lout will reduce performance when strided or rando atterns are used Add WeChat edu\_assist\_pro

Occupancy is a measure which can r improving the performance of memory bound code ☐ Large thread blocks might be good for occupancy but introduce large tails (benchmarking to balance tradeoff is therefore crucial!)





#### Acknowledgements and Further Reading

□ Cache line sizes ☐GPU Performance Analysis □http://on-demand.gputechconf.com/gtc/2012/presentations/S0514-GTC2012-GPU-PerAxxignmentaPrinipedt Exam Help Waves and Tails (<a href="https://eduassistpro.github.jo/demand.gputechconf">https://eduassistpro.github.jo/demand.gputechconf</a>. https://eduassistpro.github.jo/demand.gputechconf. GPU-Performance-Analaxล่อ Wte Chat edu\_assist\_pro ☐ How to enable use of L1 cache □ http://acceleware.com/blog/opt-in-L1-caching-global-loads ☐ Better Performance at Lower Occupancy □http://nvidia.fullviewmedia.com/gtc2010/0922-a5-2238.html



