


DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0					
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1					

**PROJECT: OP8** Quanta Computer Inc.


RS740/RS780-PCIE I/F 2/5

http://hobi-elektronika.net



## **RX780/RS780 POWER DIFFERENCE TABLE**

PIN NAME	RX780	RS780	PIN NAME	RX780	RS780
VDDHT	+1.1V	+1.1V	IOPLLVDD	NC	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDDI	NC	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	NC	+1.8V
VDDG18	+1.8V	+1.8V	PLLVDD	NC	+1.1V
VDD18_MEM	NC	+1.8V	PLLVDD18	NC	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	NC	+1.8V/1.5V	VDDLTP18	NC	+1.8V
VDDG33	NC	+3.3V	VDDLT18	NC	+1.8V
IOPLLVDD18	NC	+1.8V	VDDLT33	NC	NC



**СКОИИ** 





PROJECT : OP8
Quanta Computer Inc.


Rev 1A


Document Number
RS740/RS780-POWER5/5

http://hobi-elektronika.net

















## REQUIRED STRAPS \*3VS5 \*E pull \*13 SB\_GPIO17 \*13 SB\_GPIO16 GPIO16 R214 \*2.2K\_4 \*2.2K\_4 \*2.2K\_4 \*3VS5 R211 \*2.2K\_4 \*2.2K\_4

TYPE	GPIO16	GPIO17	
FWH	L : 2.2K pull down	L : 2.2K pull down	
LPC	NC	L : 2.2K pull down	
SPI	L : 2.2K pull down	NC	
RSVD	NC	NC	


## **DEBUG STRAPS**

SB700 HAS 15K INTERNAL PU FOR PCI\_AD[28:23]




	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	


NB\_PWRGD\_IN:
RS780/RX780 = 1.8V; RS740 = 3.3V
Do NOT share it with SB\_PWRGD when use Internal Clk Gen
(Need SB PLL initialize firstly)






http://hobi-elektronika.net







19

0

Name			

CCBYPASS

GENERICC

Strap Name		Pin Straps description	Default Value
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable  0: Tx de-emphasis disabled for mobile mode  1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN	GPIO2	0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. 5.0 GT/s capability will be controlled by software.	0
STRAP_BIF_CLK_PM_EN	GPIO8	Enable CLKREQ# Power Management  0 - CLKREQ# power management capability is disabled  1 - CLKREQ# power management capability is enabled	0
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	0
AUDIO[0]	VSYNC		1
AUD(1)	HSYNC	HSYNC - HDMI_EN HDMI connector presence. 0 ?No HDMI connector is present on PCB 1 - HDMI connector is present on the PCB HDMI	1
VIP_DEVICE_STRAP_DIS	DAC2_VSY	If VIP_DEVICE_STRAP_EN is set to ?? then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to ?? then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO	0
SMS_EN_HARD	DAC2_HSY		0

Din Ctrong doggrintion

## **Memory Aperture size**


GPIO9		GPIO13	GPIO12	GPIO11
BIOSROM		ROMIDCFG2	ROMIDCFG1	ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1


It is a shared pin strap with CONFIG[2:0] if BIOS\_ROM\_EN is set to 0.





**PROJECT : OP8**Quanta Computer Inc.


Document Number
M7X/M8X\_GND / LVDS/ Straps


























































Discrete : PR169 UMA : PR170

