First International Computer, Inc Protable Computer Group HW Department

Board name : Mother Board Schematic

Project : KR2W_K8_ATI RS482M+SB450

Version : 0.1(ES)

Initial Date : 03.09.2005

1. Schematic Page Description :

2. PCI & IRO & DMA Description :

3. Block Diagram :

4. Net name Description :

5. Board Stack up Description :

6. Schematic modify Item and History:

7. power on & off & S3 Sequence :

8. Layout Guideline :

9. switch setting

Manager Sign by :

Drawing by : Audy Chou

Total confirm by : Adam Cho

LAN Circuit check by : Vivian Chen

Audio Circuit check by : Annie Wang



1. Schematic Page Description :

KR2W Schematic Ver: 0.1

- 1. Title
- 2. Schematic Page Description
- 3. Block Diagram
- 4. ANNOTATIONS
- 5. K8 Claw Hammer(1/3)
- 6. K8 Claw Hammer(2/3)
- 7. K8_Claw Hammer(3/3)
- 8. CPU CORE
- 9. Thermal / DRAM POWER
- 10. CLOCK GEN (ICS951416)
- 11. RS482M Host (1/4)
- 12. RS482M VIDEO (2/4)
- 13. RS482M ALINK/PCIE (3/4)
- 14. RS482M POWER (4/4)
- 15. DDR SO-DIMM
- 16. DDR PULL UP
- 17. SB450 PCI(E)/LPC (1/4)
- 18. SB450 IDE/ S_ATA(2/4)
- 19. SB450 ACPI/AC97/US(3/4)
- 20. SB450 POWER(4/4)

- 21. LED / PWR SW
- 22. VIA VT6311S (1394)
- 23. GL817E(Card-Reader)
- 24. New Card(express card)
- 25. CRT Port
- 26. TV Port
- 27. LCD CNN
- 28. PMU08
- 29. RTC/ MDC CNN
- 30. ASIC-CO
- 31. CPU PWR OK
- 32. SATA HD / CD-ROM CNN
- 33. PATA HD FPC-CNN
- 34. Calexico MINI PCI
- 35. USB CNN
- 36. FirmWare Hub
- 37. LPC KBC (M3886)
- 38. PCI/LPC Pullup/Down
- 39. DIP/LID SW: SCREW
- 40. PCI/IDE Reset Circuit

- 41. LAN(RTL8101L)
- 42. AUDIO CODEC(ALC260)
- 43. AUDIO AMP & SPEAKER
- 44. Headphone & MIC
- 45. Charger Circuit
- 46. Battery Voltage Sense
- 47. Adpin/ Power (PMU3V/5V)
- 48. 3V, 5V, 2.5VDDS/M
- 49. 2.5VDDA/1.8VDDA/1.8VDDM
- 50. 5VDDA/3VDDA
- 51. 1.2VDDM/1.2VLDT
- 52. Timing
- 53. Schematic History
- **54. LAYOUT DESIGN GUIDE**

2. PCI & IRQ & DMA Description :

IDSEL	CHIP
AD21	Mini PCI(Wireless LAN)
AD20	CardBus (CB1410)


PCIINT	CHIP
IRQA IRQB IRQC IRQD	VGA/LAN CardBus (CB1410) MiniPCI MiniPCI

BUSMASTER	
REQ	CHIP
REQ0 / GNT0	Mini PCI(Wireless LAN)
REQ1 / GNT1	CardBus (CB1410)
REQ2 / GNT2	Mini PCI(Wireless LAN)
REQ3 / GNT3	<u> </u>
REQ4 / GNT4	

IRQ Channel	Desciption
IRQ0	System timer
IRQ1	Keyboard
IRQ2	(Casacde)
IRQ3	LAN / MODEM
IRQ4	Serial Port
IRQ5	AUDIO / VGA / USB
IRQ6	FLOPPY DISK
IRQ7	LPT
IRQ8	RTC
IRQ9	ACPI
IRQ10	FIR (Disable by default) (MODEM/LAN)
IRQ11	Cardbus
IRQ12	PS/2 mouse
IRQ13	FPU
IRQ14	HDD
IRQ15	CDROM

DMA Channel	Device	
DMA0	FIR (disable by default)	(MODEM / LAN)
DMA1	ECP	•
DMA2	—FLOPPY DISK—	
DMA3	AUDIO	
DMA4	(Cascade)	
DMA5	Ùnused	
DMA6	Unused	
DMA7	Unused	





4. Net name Description :

Voltage Rails

DCIN Primary DC system power supply PMU5V 5.0V always on power rail by LATCH or ACIN PMU3V 3.3V always on power rail by LATCH or ACIN 5VDDA 5.0V always on power rail by DCON or PSUSCO 3VDDA 3.3V always on power rail by DCON or PSUSCO 2.5VDDA 2.5V always on power rail by DCON or PSUSCO 5VDDS 5.0V power rail 3VDDS 3.3V power rail 2.5VDDS 2.5V power rail 2.5VDDS CPU 2.5V power rail for CPU&DDR DDR 1.25VDDS 1.25V DDR Termination Voltage 12VDDM 12V switched power rail 5VDDM 5.0V switched power rail 3VDDM 3.3V switched power rail 2.5VDDM 2.5V switched power rail 1.5VDDM 0.8 ~ 1.55V 1.5V power rail Vcore CPU Core Voltage for CPU +1.2VLDT VCC For CPU & NB Hyper Transport

Part Naming Conventions

C = Capacitor
CN = Connector
D = Diode
F = Fuse
L = Inductor
Q = Transistor
R = Resistor
RP = Resistor Pack
U = Arbitrary Logic Device
Y = Crystal and Osc

Net Name Suffix

0 = Active Low signal

Signal Conditioning

 $_{\rm D}$ = Damped (by a resistor)

 $Q_ = Isolated (by a Q-switch)$

L = Filtered (by an inductor or bead)


5.Board Stack up Description


PCB Layers





POWER RAIL	DESTINATION	VOLTAGE	S0 CURRENT
VCORE_CPU	к8	0.8~1.55V	42A
+1.2VLDT	к8	+1.2V	??A
2.5VCCA	K8 PLL	2.5V	??A
1.5VDDM	NB CORE & PLL	1.5V	??A
1.25VDDS	DDR RAM TERMINAL	1.25V	0.0769A
2.5VDDS_CPU	CPU & DDR RAM		1.046A (Idle) 1.692 <u>A</u> (Run 3DMark)
2.5VDDM	SB CORE & USBPLL & M LVDS	III 2.5V	??A
2.5VDDS	SB USB & MII (SUS)	2.5V	??A
2.5VDDA	SB WAKE UP (SUS)	2.5V	??A
		1.5V	0.0675A
3VDDM	NB VGA	3.3V	0.528A
	ENE 1410		0.13A
	MiniPCI		
	FWH BIOS		
	LPC KBC		0.0308A (Idle)
	AC97 CODEC		0.0461A (Idle)
	CLK GEN		0.36A
3VDDS	ENE 1410	3.3V	
	VT6103L		0.36A
	MiniPCI		0.501
	PCMCIA VCCA		
	TOTAL TOTAL		
3VDDA	SB (SUS)	3.3V	0.165A
5VDDM	AMP2020		0.0615A (Idle) 0.338A (Rur
	CDROM		0.0461A (Idle) 0.677~0.8A(Rur
	HDD		0.0461A (Idle) 0.492A (Rur
	INT KB/ INT MS		
	INVERTER		0.0615A (Idle) 0.569A (Rur
5VDDS	PCMCIA VCCA		
5VDDA	SWITCHING POWER VCC		10UA
PMU3V	PMU08		0.0615A
PMU5V	ASIC CO		0.0615A














SYSTEM POWER OVP THERMAL SENSOR/FAN Address:1001 110X (21,25,26,27,35,48,49) 5VDDS O-(21,25,26,27,35,48,49) 5VDDS C181 0.1uF 16V 80-20% SMT0402 Y5V LR R137 10KΩ 5% 1/16W SMT0402 LR 10KO 5% 1/16W SMT0402 LE C697 4.7uF 10V +80-20% 0805 Y5V LR 30mil L72 LNR-IC G795S1Uf SSOP 16PIN GMT LR (21.25.26.27.35.48.49) 5VDDS Q22A TRANS NPNX2 UMH2N UMT6 50V 100mA ROHM_LR FAN1 120Ω±25% 100MHz 3A SMT0805 MLB-201209-0120P-N2 MAG.LAYERS LR L70 600Ω±25% 100MHz 1000mA SMT0603 MLB-160808-0600P-N2 MAG.LAYERS LR 600Ω±25% 100MHz 1000mA SMT0603 MLB-160808-0600P-N2 MAG.LAYERS LR 600Ω±25% 100MHz 1000mA SMT0603 MLB-1608<u>08</u>-0600P-N2 MAG.LAYERS LR Q22B TRANS NPNX2 UMH2N UMT6 50V 100mA ROHM LR CON ACES SMT TYPE 85205-03001 WIRE 1 25P 3PIN LR DO'NT CARE INKO 5% 1/16W SMT0402 I R R150 1000 5% 1/10W SMT0603 LR 5VDDS (21,25,26,27,35,48,49) R152 10KΩ 9% 1/16W SMT0402 LR 0.1uF 16V 80-20% SMT0402 Y5V LR R112 R151 20KO 1% 1/16W SMT0402 I R/NU DVD1 SCND × 12 (17) SUSCLKO >> C172 2200pF 50V 10% SMT0402 X7R LR SGND2 CLOSE TO Thermal IC (21,25,26,27,35,48,49) 5VDDS DL-IC FST3306MTCX NL TSSOP 8PIN FAIRCHILD LF 10mils 10KO 1% 1/16W 0402 LR **DDR VTT 1.25V** for SO-DIM DDR Pull-up 3A 120 mils 3A,120 mils Line Wire:2A 2A,80 mils Q26A TRANS M-FET-P FDS6875 NL -20V -8:0A SO-8 8PIN FAIRCHILD LR 20030301 (48,49) 2.5VDDA O-Modify 211R to C937 1000pF 50V 10% SMT0402 X7R LIR 211YR need recall in new 0.1uF 16V ±10% SMD0603 X7R LR ±20% 40mΩ SMT7343 6TPC150M SANYO LR library Q26B L TRANS M-FET-P FDS68 NI -20V -6 0A SO-8 8PIN FAIRCHII D I R E GND 2 SD 2 VSENSE 3 VREF 4 Line Wire: 2A,80mil (5.6.7.15.16.31) 2/5VDDS CPU C546 0.1uF 16V 80-20% SMT0402 Y5V LR 10uF 10V ±10% SMT0805 X5R T=1.25mm C2012K5R1A106KT TDK LR 0.47uF 10V ±10% SMD0603 X5R LR R392 10KΩ 5% 1/10W SMT0603 LR(NU) Ξ 0420 MODIFY R766 1KΩ 1% 1/10W SMT0603 LR DΩ 5% 1/8W SMT0805 LR(NU) FOR EMI REQ spacing to other traces. CLOSE TO RTT 20 mils O DDR_VREF (15) L109 600Ω±25% 100MHz 1000mA SMT0603 MLB-160808-0600P-N2 MAG.LAYERS LR NPN PDTC144EU SOT-323 PHILIPS LR (31) 2.5VDDSCPU EN >> First International Computer, Inc. 3FL.,NO.300,Yang Guang S 114 TAIPEI, TAIWAN ,ROC (883-2)8751-8751 Thermal / DRAM POWER KR2W < AMD K8 + RS482M + SB450 >
































































TV OUT CIRCUIT














MDC CNN




First International Computer, Inc. 3FL.NO.300,Yang Guang St.NeiHu 114 TAIPEI, TAWAN,ROC (883-2)8751-8751




(37) KBC_KA200)\(\) R90 \(\) 0.5% 1/16W 0402 LR \(\) S8_KA20G \(\) (19)
(37) KBC_KBRC \(\) R102 \(\) 0.5% 1/16W 0402 LR \(\) S8 KBRC \(\) (19)



RESUME RESET











NOTE


SATA differential stripline 20:4:8:4:20 SATA differential mircostripline 20:5:8:5:20 請包GROUND




SATA Layout Note:




- * Zdif = 100 Ohm +/- 10%. TX & RX should refer GND.No via & stubs.The Best layer is Top.
- * TX/RX trace length < 2 inchs.
- * TX+/- need matching trace ±10 mils length.
- * RX+/- need matching trace ±10 mils length.
- * SATA Pair to Pair Trace matching trace ±10 mils length.





PATA-HDD CNN





IDE Signals (microstrip)


Signals	MAX Length (inch)	Width (mils)	Space (mils)
IDE_PDD[15:0]	8	5	7
IDE_SDD[15:0]	8	5	7
IDE_PDA0-2	8	5	7
IDE_SDA0-2	8	5	7
IDE_PDCS 10-30#	8	5	7
IDE_PDDREQ	8	5	7
IDE_SDDREQ	8	5	7
IDE_PDIOW#	8	5	7
IDE_PATADET	8	5	7
IDE_SATADET	8	5	7
IDE_PDDACK#	8	5	7
IDE_SDDACK#	8	5	7




TYPE III MODEM / LAN CONNECTOR














PCI Pull Up/Down




LPC Pull Up










PCI RESET & PCI NON RESET
























CHR Board BATTERY IN


























N.B. Core Power and Hypertransport Power



PWRGD

T > 15ms





6. Schematic modify Item and History:

	BUG	ROOT CAUSE	SOLUTION	PHASE IN
1				
2				
3				
4				
5 6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
_				



1 DDR SODIMM LAYOUT GUIDE

1. DATA GROUP TOPOLOGY



M_D[63..0] 1.0~3.00" Max:1.0" Max:0.8" M_DM[7..0]

M_DQS[7..0] L1 + L2 < CLK - 1"

GROUP A	GROUP B	GROUP C	NOTE	
M_D[70]	M_DM0	M_DQS0	* Group A & Group B & Group C Mismatch must	
M_D[158]	M_DM1	M_DQS1	be within 25 mils (Total Length)	
M_D[2316]	M_DM2	M_DQS2	* The same Group must be routed in the same	
M_D[3124]	M_DM3	M_DQS3	layer	
M_D[3932]	M_DM4	M_DQS4	* M_DQS[160] 5mil trace , 20 mil space	
M_D[4740]	M_DM5	M_DQS5	M_D[630],M_DM[70] 5mil trace , 15 mil	
M_D[5548]	M_DM6	M_DQS6	space	
M_D[6356]	M_DM7	M_DQS7	* M_DQS & M_CLK mismatch within 0.5"	


2. ADDRESS/COMMAND GROUP TOPOLOGY



Signals

M_A_SR[130]	
MB_A_SR[130]	NOTE
M_BANKO_SRO / M_BANK1_SRO	NOTE L1 + L2 < CLK - 1"
MB_BANK0_SR0 / MB_BANK1_SR0	1
M_WE_SR0 / MB_WE_SR0	* Trace Width 5 mils , Spacing 15 mils
M_CAS_SR0 / MB_CAS_SR0	
M_RAS_SR0 / MB_RAS_SR0	

3. ADDRESS/COMMAND GROUP 2 TOPOLOGY



Signals

M_CSO_RO	NOTE L1 + L2 < CLK - 1"
M_CS1_R0	* Trace Width 5 mils , Spacing 15 mils
M_CS2_R0	Trace wrath 5 mils , spating 15 mils
M_CS3_R0	

2 Signal Layout Guide

Signal Group	Maxium Length	Trace Property Normal (Width : Space) Differential (S : W: S)
Hyper Transport Bus	8"	15:5:5:15
A_Link Bus	12"	20:5:8:5:20(MS) 20:4:8:4:20(SL)
LVDS BUS	3"	20:5:8:5:20(MS) 20:4:8:4:20(SL)
USB Data	8"	20:5:5:5:20(MS) 20:4:5:4:20(SL)
1394 Bus	8"	20:4:8:4:20(MS) 20:4:12:4:20(SL)
SATA Bus	8"	20:5:8:5:20(MS) 20:4:8:4:20(SL)
PCI / Card / LPC Bus	8"	5:7(MS) 4:6(SL)
IDE Bus	8"	5:7(MS) 4:6(SL)
Clock 66M/33M Hz	6"	5:20(MS) 4:20(SL)

* Differential Signal Layout Should Be The Same Length

For Example :

LVDS_TXCLK_LP & LVDS_TXCLK_LN USB20_P0+ & USB20_P0-

Should Be The Same Length ASAP

