AMD Summer Practice Implementarea **MIPS** în Verilog

Proiect realizat de: Samachiș Eduard-Iulian

MIPS - scurtă prezentare


MIPS - scură prezentare

MIPS (Microprocessor without Interlocked Pipelined Stages) este un tip de arhitectură microprocesor, utilizată în special în sisteme embedded cum ar fi routerele, dispozitivele multimedia, senzorii și imprimantele.

Aceste procesoare sunt cunoscute pentru performanța lor ridicată la care se adaugă un consum mic de energie, rezultând o tehnologie eficientă din punct de vedere al costului.

Implementare în Verilog

Schema implementării



Cod-ul implementării - modulele simple

```
module ProgramCounter(
          input clk,
          input [31:0] IN,
          output reg [31:0] OUT = 0
);

always@(posedge clk)
    OUT <= IN;
endmodule</pre>
```

```
module ADDER(
    input [31:0] A,
    input [31:0] B,
    output [31:0] OUT
);

assign OUT = A + B;

endmodule

module SHL(
    input [31:0] IN,
    output [31:0] OUT
);

assign OUT = IN << 2;
endmodule</pre>
```

```
module MUX21#(parameter SIZE = 32)(
    input [SIZE-1:0] IN0,
    input [SIZE-1:0] IN1,
    input SEL,
    output [SIZE-1:0] OUT
);

assign OUT = (SEL == 0) ? IN0 : IN1;
endmodule
```

```
module SignExt(
         input [15:0] IN,
         input EXTOP, // sign extension bit
        output [31:0] OUT
);

assign OUT = {{16{EXTOP}}, IN};
endmodule
```

Cod-ul implementării - unitatea aritmetico-logică

```
module ALU(
        input [31:0] A,
        input [31:0] B,
        input [3:0] OP,
        output reg ZERO,
        output reg [31:0] OUT
    always@({A,B,OP})
    begin
        case (OP)
            4'b00000: begin OUT = A & B; ZERO = 0; end
            4'b0001: begin OUT = A | B; ZERO = 0; end
            4'b0010: begin OUT = A + B; ZERO = 0; end
            4'b0110: begin OUT = A - B; ZERO = 0; end
            4'b0111: {OUT, ZERO} = (A < B) ? 33'h0003 : 33'b0;
            4'b1100: begin OUT = ~ ( A | B ); ZERO = 0; end
            4'b0101: ZERO = (A == B) ? 1'b1 : 1'b0;
        endcase
    end
endmodule
```

Cod-ul implementării - instruction memory

Cod-ul implementării - registers bank

```
module RegisterBank(
        input clk,
        input RegWrite, // 1 if a register should be written
        input [4:0] RA1, // read address
        input [4:0] RA2,
        input [4:0] WA, // write address
        input [31:0] WD, // write data
        output [31:0] RD1,
        output [31:0] RD2
);
        reg [31:0] REGISTERS [31:0];
        initial
            $readmemh("MEM INIT.mem", REGISTERS);
        always@(posedge clk)
            if (RegWrite)
                REGISTERS[WA] <= WD;
        assign RD1 = REGISTERS[RA1];
        assign RD2 = REGISTERS[RA2];
endmodule
```

```
REGISTERS[0] -> zero
                      REGISTERS[16] -> t8
REGISTERS[1] -> at
                      REGISTERS[17] -> t9
REGISTERS[2] -> v0
                      REGISTERS[18] -> s0
                      REGISTERS[19] -> s1
REGISTERS[3] -> v1
REGISTERS[4] -> a0
                      REGISTERS[20] -> s2
REGISTERS[5] -> a1
                      REGISTERS[21] -> s3
REGISTERS[6] -> a2
                      REGISTERS[22] -> s4
REGISTERS[7] -> a3
                      REGISTERS[23] -> s5
REGISTERS[8] -> t0
                      REGISTERS[24] -> s6
REGISTERS[9] -> t1
                      REGISTERS[25] -> s7
REGISTERS[10] -> t2
                      REGISTERS[26] -> k0
REGISTERS[11] -> t3
                      REGISTERS[27] -> k1
REGISTERS[12] -> t4
                      REGISTERS[28] -> gp
REGISTERS[13] -> t5
                      REGISTERS[29] -> sp
REGISTERS[14] -> t6
                      REGISTERS[30] -> fp
REGISTERS[15] -> t7
                      REGISTERS[31] -> ra
```

Cod-ul implementării - data memory

```
module DataMemory( // RAM
       input clk,
       input MemWrite, // R-1 W-0
       input [31:0] WD, // write data - what we write to an address
        input [31:0] ADDR,
        output reg [31:0] RD, // read data - what we're reading from an address
        // for user
       input [11:0] data in,
        output [11:0] data read
);
    reg [31:0] ram [31:0];
   parameter MAX_ADDR = 32;
    initial
        $readmemh("MEM INIT.mem", ram);
    always@(posedge clk) begin
        if (ADDR <= MAX_ADDR - 1) begin
            if (MemWrite)
                ram[ADDR] <= WD;
            else
                RD <= ram[ADDR];
        end
        ram[16] <= {20'b0,data in};
    end
    assign data_read = ram[31][11:0];
endmodule
```


Cod-ul implementării - unitatea de control

```
module ControlUnit(
       input [5:0] FUNCT,
       input [5:0] OPCODE,
       input ZERO, // from ALU
       output reg REG DST, // 1 - select rd as destination register
       output reg REG WRITE, // 1- activate the writing to the register
       output reg EX TOP,
       output reg ALU SRC, // 1 - immediate 0 - register
       output reg [3:0] ALU OP, // ALU operation
       output reg MEM_WRITE, // 1 - write to memory
       output reg MEM2REG, // 0 - output comes from ALU 1 - output comes from data memory
       output reg PC SRC, // PC SRC = ZERO 0 - continues to PC+4 1 - branches to PC+4+(offset*4)
       output reg JUMP // jump to given address
);
    always@(FUNCT or OPCODE or ZERO)
   if (OPCODE == 6'b0) begin// R-TYPE
       case (FUNCT) // opcode (6) | r1 (5) | r2 (5) | rd (5) | shamt (5) | funct (6)
           6'b100 000 : {REG DST, REG WRITE, EX TOP, ALU SRC, ALU OP, MEM WRITE, MEM2REG} = 10'b1 1 0 0 0010 0 0; // add
           6'b100 010 : {REG DST, REG WRITE, EX TOP, ALU SRC, ALU OP, MEM WRITE, MEM2REG} = 10'b1 1 0 0 0110 0 0; // sub
           6'b100 100 : {REG DST, REG WRITE, EX TOP, ALU SRC, ALU OP, MEM WRITE, MEM2REG} = 10'b1 1 0 0 0000 0 0; // and
           6'b100_101 : {REG_DST, REG_WRITE, EX_TOP, ALU_SRC, ALU_OP, MEM_WRITE, MEM2REG} = 10'b1_1_0_00001_0_0; // or
           6'b101 010 : {REG DST, REG WRITE, EX TOP, ALU SRC, ALU OP, MEM WRITE, MEM2REG} = 10'b1 1 0 0 0111 0 0; // slt
           default : {REG DST, REG WRITE, EX TOP, ALU SRC, ALU OP, MEM WRITE, MEM2REG} = 10'b0;
       endcase
        {PC SRC, JUMP} = 0;
```

Cod-ul implementării - unitatea de control

```
else begin // I-TYPE and others
       casex (OPCODE)
           // I-TYPE -> opcode (6) rs (5) rd (5) offset (16)
           6'b001 000: {REG DST, REG WRITE, EX TOP, ALU SRC, ALU OP, MEM WRITE, MEM2REG, PC SRC, JUMP} = 12'b0 1 0 1 0010 0 0 0; // āddi
           //opcode (6) rs (5) rd (5) offset (16)
           6'b100_011: {REG_DST, REG_WRITE, EX_TOP, ALU_SRC, ALU_OP, MEM_WRITE, MEM2REG, PC_SRC, JUMP} = 12'b0_1_0_1_0010_01_0_0; // lw
           6'b101 011: {REG DST, REG WRITE, EX TOP, ALU SRC, ALU OP, MEM WRITE, MEM2REG, PC SRC, JUMP} = 12'b0 0 0 1 0010 1 0 0 0; // sw
           6'b000_100: {REG_DST, REG_WRITE, EX_TOP, ALU_SRC, ALU_OP, MEM_WRITE, MEM2REG, JUMP, PC_SRC} = {11'b0_0_1_00000_1_0_0, ZERO}; // beq
           // opcode (6) target (26)
           6'b000010: {REG DST, REG WRITE, EX TOP, ALU SRC, ALU OP, MEM WRITE, MEM2REG, PC SRC, JUMP} = 12'b0 0 0 0 0000 0 1 0 1; // j
           default : {REG DST, REG WRITE, EX TOP, ALU SRC, ALU OP, MEM WRITE, MEM2REG, PC SRC, JUMP} = 12'b0;
        endcase
   end
endmodule
```

Cod-ul implementării - afișarea pe display



Cod-ul implementării - afișarea pe display

```
module clk divider(clk, clk out):
   input clk;
   output reg clk out;
   parameter di = 138_875; // 33.33 Mhz / 240 hz -> clk_out = 240 hz
   reg[31:0] counter;
   initial begin
       counter <= 0;
        clk out <= 0;
   always@(posedge clk)
   begin
       if(counter >= di - 1)
       begin
           counter <= 0;
           clk out <= ~clk out;
       end
        else
           counter <= counter + 1:
   end
endmodule
```

```
module DEC24(ain, aout);
  input [1:0] ain;
  output reg [3:0] aout;

always@(ain) begin
    case(ain)
        2'b00: aout = ~4'b00001;
        2'b01: aout = ~4'b0100;
        2'b10: aout = ~4'b0100;
        2'b11: aout = ~4'b1000;
        endcase
  end
endmodule
```

```
module CNT2(clk, out);
  input clk;
  output reg [1:0] out;

initial
   out <= 0;

always@(posedge clk)
   if(out <= 2'bll) out <= out + 1;
   else out <= 0;

endmodule

module MUX41#(parameter SIZE = 4)(in3, in2, in1, in0, out, sel);
  input [SIZE-1:0] in0, in1, in2, in3;</pre>
```

```
cdule MUX41#(parameter SIZE = 4)(in3, in2, in1, in0, out, sel);
  input [SIZE-1:0] in0, in1, in2, in3;
  input [1:0] sel;
  output reg [SIZE-1:0] out;

always@(sel)
    case(sel)
    0: out = in0;
    1: out = in1;
    2: out = in2;
    3: out = in3;
  endcase
```

endmodule

Cod-ul implementării - afișarea pe display

```
module DIGT DEC(in, a,b,c,d,e,f,g);
    input [3:0] in;
    output reg a, b, c, d, e, f, g;
   18
    */
    always@(in)
        case(in)
            0: {a,b,c,d,e,f,g} <= ~ 7'blll 1110;
            1: {a,b,c,d,e,f,g} <= ~ 7'b011 0000;
            2: {a,b,c,d,e,f,q} <= ~ 7'bl10 1101;
            3: {a,b,c,d,e,f,g} <= ~ 7'blll 1001;
            4: {a,b,c,d,e,f,g} <= ~ 7'b011_0011;
            5: {a,b,c,d,e,f,g} <= ~ 7'b101 1011;
            6: {a,b,c,d,e,f,g} <= ~ 7'b101 1111;
            7: {a,b,c,d,e,f,g} <= ~ 7'blll_0000;
            8: {a,b,c,d,e,f,g} <= ~ 7'blll 1111;
            9: {a,b,c,d,e,f,g} <= ~ 7'blll 1011;
            10: {a,b,c,d,e,f,q} <= ~ 7'bl11 0111;
            11: {a,b,c,d,e,f,g} <= ~ 7'b001 1111;
            12: {a,b,c,d,e,f,g} <= ~ 7'b100_1110;
            13: {a,b,c,d,e,f,q} <= ~ 7'b011 1101;
            14: {a,b,c,d,e,f,g} <= ~ 7'b100 1111;
            15: {a,b,c,d,e,f,g} <= ~ 7'b100_0111;
            default: {a,b,c,d,e,f,g} <= ~ 7'b000 0001;
        endcase
endmodule
```

Program de test

addi x1, x1, 30 addi x2, x2, 10 add x3, x1, x2 sub x3, x1, x2 and x3, x1, x2 or x3, x1, x2 slt x3, x1, x2 beq x3, x3, -8

001000 00001 00001 0000 0000 0001 1110 001000 00010 00010 0000 0000 0000 1010 000000 00001 00010 00011 00000 100000 $000000_00001_00010_00011_00000_100010$ $000000_00001_00010_00011_00000_100100$ $000000_00001_00010_00011_00000_100101$ 000000 00010 00001 00011 00000 101010 000100 00011 00011 1111 1111 1111 1000

Test bench

Name	Value	0.000 ns		10.000 ns			s 40.000 ns	50.000 ns	60.000 ns						00 ns	
¼ clk	1															
> W PC_OUT[31:0]	16	0	<u> </u>	4	χ .	12	16	20	24	28		X 4	χ .	12	16	
> W ADDER_SE_OUT[31:0]	24740	124	$\overline{}$	48	24716	24728	24740	24748	24772	χ ο	124	48	24716	24728	24740	
> ₩ IM_OUT[31:0]	2234404	53903	5411	96298	2234400	2234402	2234404	2234405	4266026	274989048	539033630	541196298	2234400	2234402	2234404	
> W RD1[31:0]	60	• X			χ '		30		10	X	30	10	X			
> W RD2[31:0]	20	0			X		10		30	X i	30	10	X	20		
> W WD[31:0]	20	30	30 / 10		40	20	10	30	(i	χ •	60	20	80	40	20	
> W SE_OUT[31:0]	6180	30		10	6176	6178	6180	6181	6186	X -8	30	10	6176	6178	6180	
> W MUX2_OUT[31:0]	20	30				10			30	X	30	10	X	20		
> W ALU_OUT[31:0]	20	30		10	40	20	X 10	30	\ i	χ	60	20	80	40	20	
> W RD[31:0]	0	x							0							
> W SHL2_OUT[31:0]	24720	120		40	24704	24712	24720	24724	24744	4294967264	120	40	24704	24712	24720	
> W MUX_PC_OUT[31:0]	20	4		8	12	16	20	24	28	X	4	χ	12	16	20	
> W MUX_JUMP_OUT[31:0]	20	4		8	12	16	20	24	28	χ •	4	χ	12	16	20	
> W MUX1_OUT[4:0]	3	1		2	X			3			1	2	X	3		
> W ALU_OP[3:0]	0			2		χ 6	χ •	i	7	X 5		2		χ 6	0	
¼ REG_DST	1															
¼ REG_WRITE	1															
₩ EX_TOP	0															
™ ALU_SRC	0															
16 MEM_WRITE	0															
1⊌ MEM2REG	0															
¼ ZERO	0															
₩ PC_SRC	0															
1⊌ JUMP	0															
> W RA1[4:0]	1	1		2	X		1		2	X 3	1	2	X	1		
> W RA2[4:0]	2	1				2			\ i	X 3	i	Χ	2			
> M DestReg[4:0]	3		0		X		3			31	(0	X	3		
> 🕨 [3][31:0]	40	(0		X 40	20	10	30	X		1	'	80	X 40	
> 🐶 [2][31:0]	0000001		00000000		χ		^	0000	000a				(00000014		
> 🕨 [1][31:0]	0000003	00000000	X		^		0000	001e				χ	0000003	c		
> 🐶 [0][31:0]	0000000								00000000							

IO mapping

addi x	Ο,	х0,	16
addi x	2,	x2,	31
lw x1,	0	(x0)	
sw x1,	0	(x2)	

i 2

```
001000_00000_00000_0000_0000_0001_0000

001000_00010_00010_0000_0000_0001_1111

100011_00000_00001_0000_0000_0000_0000

101011_00_010_00001_0000_0000_0000_0000

000010_00_0000_0000_0000_0000_0000_0010
```

Test bench

Name	Value	0.000 ns		000 ns		000 ns		30.000 ns		40.000 ns		50.000 ns	6	50.000 ns		70.000 ns		80.000 n	s	90.000 ns	1	100.000 ns	5	110.000	ns
∛ clk	1																								
> W PC_OUT[31:0]	0000000c	00000000	0000000	4	0000000	8 X	0000	000c	000	00010	0000	0008	00000	00c	0000	0010	0000	00008	000	00000c	00000	0010	0000	0008	0000000
> ₩ IM_OUT[31:0]	ac410000	20000010	2042001:	f	8c01000	o X	ac41	0000	080	00002	8c01	0000	ac410	0000	0800	0002	8c01	10000) ac	10000	08000	0002	8c01	0000	ac410000
> W RA1[4:0]	02	00 X	02	X	00	Х	0		X	0	0	<u> </u>	02		X	0	0			02		0	0		02
> W RA2[4:0]	01	00 X	02	X		01			X	00		0.	l		χ ο				01	——————————————————————————————————————	00)		01	
> W DestReg[4:0]	00												00)											
> W RD1[31:0]	0000001f		00000000	X	0000001	<u>о х</u>	0000	001f	Χ	0000	0010	<u> </u>	00000	01f	χ	0000	0010		X 000	00001f		0000	0010		0000001:
> W RD2[31:0]	00000009			000	000000				000	00010	0000	0000	00000	0003	0000	0010	0000	00003	X 000	000006	00000	0010	0000	0006	00000000
> W WD[31:0]	0000001f	00000010	0000001:	f	0000000	0 X	0000	001f	000	00001	0000	0003	00000		0000	0004	0000	00006	X 000	00001f	00000	0007	0000	0009	00000011
> W SE_OUT[31:0]	00000000	00000010	0000001:	f		000000	000		000	00002	$\overline{}$	00000	0000		0000	0002	$\overline{}$	000	00000		00000	0002		00000000	
> W ALU_OUT[31:0]	0000001f	00000010	0000001	f	0000001	o X	0000	001f	X	0000	0010	<u> </u>	00000	01f	X	0000	0010		X 000	00001f		0000	0010		00000011
> W RD[31:0]	0000000a	200000000		0000000	0	X		0000	0001		0000	0003		0000	00004		0000	0006	Χ	00000	0007		0000	0009	00000001
¼ REG_DST	0																								
REG_WRITE	0																								
¼ EX_TOP	0																								
1 ALU_SRC	1]						1										
¼ MEM_WRITE	1																								
¼ MEM2REG	0																								
¼ ZERO	0																								
¼ PC_SRC	0																								
14 JUMP	0																								
> 😽 [2][31:0]	31		0	Χ											31										
> 🐶 [0][31:0]	16	0 \												16											
> 🛂 [1][31:0]	9						0								3				χ		6				у 9
> 😽 [31][31:0]	6	1						0							Χ			3		<u> </u>			6		
> 💆 [16][31:0]	11		0	Χ	1	Χ	2		X	3	<u> </u>)	5		X			7	χ	8	و		1	0	X 11
> 👹 data_in_user[11:0]	11	0	X	1		2			3	*************************************	1	5	X		6		7	X	8	9	X	1	0		11
> W data_read_user[11:0]	6							0							Χ			3					6		
1⊌ a	0																								
1 å b	1																								
16 c	0																								
le d	0																								
1 ₀ e	0																								
18 f	0																								
lag g	0																								



Mulțumesc pentru atenție!