EASy68K Quick Reference v2.1 www.easy68k.com

Copyright © 2004-2009 By: Chuck Kelly

		BK Qui												8k.con		Copyrig	ht © 2004-2009 By: Chuck Kelly
Opcode		Operand	CCR	I	Effe	ctive	Addres	S=2 22	ource,	d=destina				placemen		Operation	Description
	BWL	s,d	XNZVC	Dn	Ап	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	BCD destination + BCD source + eXtend
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	Z cleared if result not 0 unchanged otherwise
ADD ⁴	BWL	s,Dn	****	В	S	S	S	S	S	S	S	S	S	2	_	s + Dn → Dn	Add binary (ADDI or ADDQ is used when source is
	L	Dn,d		9	d ⁴	d	d	d	d	d	d	d	-	-	-	Dn + d → d	#n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S		s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	ď	ļ-,	ď	d	d	d	ď	d	d	-	-		#n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-		#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	6	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
AND ⁴	BWL	-(Ay),-(Ax) s,Dn	-**00	-	-	-	-	9	-	-	-	-	-	-	s ⁴	$ \begin{array}{c} -(Ay) + -(Ax) + X \rightarrow -(Ax) \\ s \text{ AND Dn} \rightarrow \text{Dn} \end{array} $	Logical AND source to destination
AND	DWL	Dn,d	00	e e	-	s s	s d	g S	g S	s d	s s	s d	S	2 -	2	Dn AND d → d	(AND) is used when source is #n)
ANDI ⁴	BWL	#n,d	-**00		-	ď	ď	d	ď	d	d	ď	-	-	S		Logical AND immediate to destination
ANDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	_	-		#n AND CCR → CCR	Logical AND immediate to CCR
ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-			Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	е	-	-	-	-	-	-	-	-	-	-	-	X ∢ ¬	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
	W	ď		-	-	d	d	d	d	d	d	d	-	-	-	X	Arithmetic shift ds 1 bit left/right (.W only)
Всс	BW ³	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																address → PC	(8 or 16-bit ± offset to address)
BCHG	ВL	Dn,d	*	e¹	-	d	d	d	d	Ь	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then invert
		#n,d		d^1	-	d	d	d	d	d	d	d	-	-		NOT(bit n of d) \rightarrow bit n of d	the bit in d
BCLR	B L	Dn,d	*	e¹	-	d	d	d	d	Ь	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then clear
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	$0 \rightarrow \text{bit number of d}$	the bit in d
BFCHG	5	d{a:w}	-**00	u	-	d	-	-	d	d	d	d	-	-	-	NOT bit field of d	Complement the bit field at destination
BFCLR	5	d{a:w}	-**00		-	d	-	-	d	d	d	d	-	-	-	$0 \rightarrow \text{bit field of d}$	Clear the bit field at destination
BFEXTS	5	s{o:w},Dn	-**00		-	S	-	-	S	S	S	S	S	S	-	bit field of s extend 32 \rightarrow Dn	Dn = bit field of s sign extended to 32 bits
BFEXTU	5	s{o:w},Dn	-**00	d	-	S	-	-	S	S	S	S	S	S	-	bit field of s unsigned → Dn	Dn = bit field of s zero extended to 32 bits
BFFFO	3	s{a:w},Dn	-**00	÷	-	S	-	-	S	S	S	S	S	S	-	bit number of 1st 1 → Dn	Dn = bit position of 1st 1 or offset + width
BFINS	0	Dn,s{o:w}	-**00		-	ď	-	-	d	ď	d	d	-	-	-	low bits Dn → bit field at d	Insert low bits of Dn to bit field at d
BFSET	5	d{a:w}	-**00		-	d	-	-	d	ď	d	ď	-	-	-	1 → bit field of d	Set all bits in bit field of destination
BFTST	nu3	d{a:w}	-**00	d	-	d	-	-	d	d	d	d	d	d	-	set CCR with bit field of d	N = high bit of bit field, Z set if all bits D
BRA	BW ³	address ²	*	-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr)
BSET	B L	Dn,d #n,d	^	e¹ d¹	-	d	d	d L	d	d	d	d	-	-	-	NOT(bit n of d) → Z 1 → bit n of d	Set Z with state of specified bit in d then
BSR	BW ³	#n,a address ²		a	-	_ d	d	_ d	0	_ d	-	d	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	set the bit in d Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn,d	*	e ¹	-	d	Ч -	d	d d	d	ď	- d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
ונום	ם נ	#n,d		ď	-	d	d	d	d	d	d	d	ď	d		NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*UUU	e	-	S	S	S	S	S	S	S	S	S		if Dn<0 or Dn>s then TRAP	Compare On with 0 and upper bound (s)
CLR	BWL	d	-0100	d	-	ď	d	d	d	ď	d	d	-	-	-	D → d	Clear destination to zero
CMP ⁴		s,Dn	_***	е	s ⁴	S	S	S	S	S	S	S	S	S	s ⁴		Compare On to source
CMPA ⁴	WL	s,An	_***	S	Е	S	S	S	S	S	S	S	S	S		set CCR with An - s	Compare An to source
CMPI 4	BWL	#n,d	_***		-	d	d	d	d	d	d	d	-	-		set CCR with d - #n	Compare destination to #n
CMPM ⁴	BWL	(Ay)+,(Ax)+	-***	-	-	-	е	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
																if Dn \Leftrightarrow -1 then addr \rightarrow PC }	(16-bit ± offset to address)
DIVS	W	s,Dn	-***0		-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0		-	S	S	S	S	S	S	S	S	S		32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR ⁴	BWL	Dn,d	-**00	-	-	d	d	d	d	d	d	d	-	-		Dn XDR d \rightarrow d	Logical exclusive OR On to destination
EORI ⁴		#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-		#n XOR d → d	Logical exclusive OR #n to destination
EORI 4	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-			Logical exclusive OR #n to CCR
EORI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry		8	9	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)
ILLEGAL		1		-	-	-	-	-	-	-	-	-	-	-	-	PC→-(SSP); SR→-(SSP)	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d d	d d	d d	d	d d	d	-	$ \uparrow d \rightarrow PC $ $ PC \rightarrow -(SP); \uparrow d \rightarrow PC $	Jump to effective address of destination
JSR	<u> </u>			-	-		-	-				d		d	-		push PC, jump to subroutine at address d
LEA LINK	L	s,An An,#n		Ė	е	2 -	-	-	S	S -	S -	S -	- -	S -	Ë	$\uparrow_S \rightarrow An$ An \rightarrow -(SP); SP \rightarrow An;	Load effective address of s to An Create local workspace on stack
LINK		АП,#П		-	-	-	-	-	-	-	-	-	-	-	-	$SP + \#n \rightarrow SP$	(negative n to allocate space)
LSL	RWI	Dx,Dy	***0*	е		-	-	-	_		_	_	_	-	-	X - 3r	Logical shift Dy. Dx bits left/right
LSR	DWL	#n,Dy		d		_		_	_	_	_		_	_	2	l [♣-	Logical shift Dy, #n bits L/R (#n: 1 to 8)
LUI/	w	d #n,uy		u	-	d	d	d	d	d	d	d	-		- 2	0 -> C	Logical shift d 1 bit left/right (.W only)
MOVE ⁴	BWL	s,d	-**00	В	s ⁴	е	В		e	e E	e e	е					Move data from source to destination
MOVE	W	s,CCR	=====	S	2	S	S	8	S	2	S	S	S S	S S	S	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	W	s,CCR s,SR	=====	_	+	S	S	S	S	S	S	S	S	2		s → CCK	Move source to Status Register (Privileged)
MOVE	W	SR,d		d	Ė	d	q	d d	q s	d d	ų s	q	-	-	-	SK → q	Move Status Register to destination
MUTL	BWL	s,d	XNZVC		Δn		и (Aп)+	-(Aп)	_	(i,An,Rn)	,		(i PC)	(i,PC,Rn)	- #п	un / u	Prove didica register to destination
	D # Y L	S,U	-7114 G A C	ווט	AII	(HII)	(AII)	(AII)	(1,411)	(1,711,1(11)	au3.11	ang.t	(1,1 11)	(וואו,ט וווא)	πII		

Opcode		Operand	CCR											placemen		Operation	Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
MOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
		An,USP		-	S	-	-	-	-	-	-	-	-	-	-	An → USP	Move An to User Stack Pointer (Privileged)
MOVEA ⁴	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	nA ← z	Move source to An (MOVE s,An use MOVEA)
40VEM⁴	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	S	S	S	S	S	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
NULS	W	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
NULU	W	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
IBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	$0 - d_{10} - X \rightarrow d$	Negate BCD with eXtend, BCD result
IEG	BWL	d	****	Ь	-	d	d	d	d	d	d	d	-	-	-	O - d → d	Negate destination (2's complement)
IEGX	BWL	d	****	Ь	-	d	d	d	d	d	d	d	-	-	-	O - d - X → d	Negate destination with eXtend
IOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
IOT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	$NDT(d) \rightarrow d$	Logical NOT destination (I's complement)
]R ⁴	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s ⁴	s OR On → On	Logical OR
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	On OR d \rightarrow d	(ORI is used when source is #n)
IRI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n OR d → d	Logical OR #n to destination
IRI ⁴		#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-		#n OR CCR → CCR	Logical OR #n to CCR
IRI ⁴		#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-		#n DR SR → SR	Logical OR #n to SR (Privileged)
PEA		S		-	-	S	-	-	S	S	S	S	S	S	-	$\uparrow_{S} \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	е	-	-	_	_	_	-	-	_	_	-	-		Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		ď	_	_	_	_	_	_	_	_	_	_	S	[←———	Rotate Dy, #n bits left/right (#n: 1 to 8)
		d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate d 1-bit left/right (.W only)
ROXL	BWL	Dx,Dy	***0*	е		_		_	_	_	_		_	_	_		Rotate Dy, Dx bits L/R, X used then updated
SOXB SOXE		#n,Dy		d d	-	_	-	_		_		-	_	-		[♣┴──────	Rotate Dy, #n bits left/right (#n: 1 to 8)
/UVI/		411,DA		ш	_	d	ď	ď	ď	d	Ч .	d	_	-	2	X 🔷 C	Rotate destination 1-bit left/right (.W only)
7.7.5	**	u		_	_	u	u	u	u		-	u			_		
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
215	_			-	-	-	-	-	-	-	-	-	-	-	-	29 ← +(92)	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	6	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	BCD destination – BCD source – eXtend
		-(Ay),-(Ax)		-	-	-	-	E .	-		-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	Z cleared if result not 0 unchanged otherwise
Scc	В	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's \rightarrow d	If cc true then d.B = 111111111
																else O's → d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-		#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB ⁴		s,Dn	****	9	S	S	S	S	S	S	S	S	S	S	s ⁴	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
,		Dn,d		8	d ⁴	d	d	d	d	d	d	d	-	-	-	d - $Dn \rightarrow d$	source is #n. Prevent SUBQ with #n.L)
SUBA ⁴		s,An		S	е	S	S	S	S	S	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI ⁴		#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract immediate from destination
SUBQ ⁴		#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL		****	9	-	-	-	-	-	-	-	-	-		-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from destination
		-(Ay),-(Ax)		-	-	-	-	В	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	
SWAP	W	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	$bits[31:16] \leftarrow \rightarrow bits[15:0]$	Exchange the 16-bit halves of Dn
ZAS		d	-**00	d	_	d	d	d	d	d	d	d		-	Ŀ	test $d \rightarrow CCR$; $1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	(922)-←92;(922)-←99	Push PC and SR, PC set by vector table #n
					L		<u> </u>	<u> </u>							L	(vector table entry) $ ightarrow$ PC	(#n range: 0 to 15)
RAPV				-	_	1		-	1	-	-	_	-	-	Ŀ	If V then TRAP #7	If overflow, execute an Overflow TRAP
TZ	BWL	d	-**00	d	_	d	d	d	d	d	d	d	-	-		test d \rightarrow CCR	N and Z set to reflect destination
JNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
	BWL	b,z	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
							* Altern	1						2-bit, n=0-7		<u> </u>	1

Co	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, "Alternate cc)											
CC	Condition	Test	CC	Condition	Test							
T	true	1	VC	overflow clear	!V							
F	false	0	ΛZ	overflow set	V							
HI [□]	higher than	!(C + Z)	PL	plus	!N							
rz.	lower or same	C + Z	MI	minus	N							
HS", CC°	higher or same	!C	GE	greater or equal	!(N ⊕ V)							
LO", CSª	lower than	C	LT	less than	$(N \oplus V)$							
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$							
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$							

- **An** Address register (16/32-bit, n=0-7) **s** Source,
- **Dn** Data register (8/16/32-bit, n=0-7) **d** Destination
- Rn any data or address register
- **BCD** Binary Coded Decimal
- PC Program Counter (24-bit)
- #n Immediate data
- SP Active Stack Pointer (same as A7) ¹Long only; all others are byte only
- - e Either source or destination
 - i Displacement ↑ Effective address
 - {a:w} offset:width of bit field
 - SSP Supervisor Stack Pointer (32-bit)
- ² Assembler calculates offset 3 Branch sizes: .**B** or .**S** -128 to +127 bytes, .**W** or .**L** -32768 to +32767 bytes
- SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
- N negative, Z zero, V overflow, C carry, X extend * set by operation's result, ≡ set directly
- not affected, O cleared, 1 set, U undefined
- USP User Stack Pointer (32-bit) Distributed under GNU general public use license

⁴ Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

 $^{\bf 5}$ Bit field determines size. Not supported by 68000. EASy68K hybrid form of 68020 instruction Commonly Used Simulator Input/Output Tasks TRAP #15 is used to run simulator tasks. Place the task number in register DO. See Help for a complete description of available tasks. (cstring is null terminated)

🛮 Display n characters of string at (A1), n=D1.W	1	Display n characters of string at (A1), n=D1.W	2	Read characters from keyboard. Store at (AI).	3	Display D1.L as signed decimal number
(stops on NULL or max 255) with CR,LF		(stops on NULL or max 255) without CR,LF		Null terminated. D1.W = length (max 80)		
4 Read number from keyboard into D1.L	5	Read single character from keyboard in D1.B	6	Display D1.B as ASCII character	7	Set D1.B to 1 if keyboard input pending else set to 0
8 time in 1/100 second since midnight →D1.L	9	Terminate the program. (Halts the simulator)	10	Print cstring at (AI) on default printer.	11	Position cursor at row,col D1.W=ccrr, \$FF00 clears
13 Display cstring at (AI) with CR,LF	14	Display cstring at (AI) without CR,LF	15	Display unsigned number in D1.L in D2.B base	17	Display cstring at (AI) , then display number in D1.L
IB Display cstring at (A1), read number into D1.L	19	Return state of keys or scan code. See help	20	Display ± number in D1.L, field D2.B columns wide	21	Set font properties. See help for details