	Prism ID:
Name:	GTID#: 9

Problem	Points	Lost	Gained	Running Total	TA
TTODICH		1050	dariica	naming rocar	111
1	1				
2	20				
3	9				
4	10				
5	10				
6	10				
7	10				
8	10				
9	10				
10	10				
Total	100				

- You may ask for clarification but you are ultimately responsible for the answer you write on the paper.
- Illegible answers are wrong answers.
- Please do not discuss this test by any means (until 5 pm today)
- Please look through the entire test before starting. WE MEAN IT!!!

Illegible answers are wrong answers.

Good luck!

1.(1 point, 0 min) (circle one)
Your favorite spring break destination

a)	Orlando	b) Daytona beach	c)	Cornfields	of	Illinoi
d)	Seoul	e) Bangalore	f)	CCB 16		
g)	Write in your own _					

	Prism ID:
Name:	GTID#: 9

Pipelining

2. (20 points, 10 min)


(a) (4 points)

Each entry in the register file in a pipelined processor with register forwarding has two distinguished bits "B" (busy) and "RP" (read pending).

Given:

I1: R1
$$\leftarrow$$
 R2 + R3
I2: R4 \leftarrow R1 + R5

And the state of the pipeline:



Assuming no other instructions are in flight, fill in the state of the B and \mbox{RP} bits in the register file.

	В	RP
R0		
R1		
R2		
R3		
R3 R4		
R5		
R6		
R7		

	Prism ID:	
Name:	GTID#: 9	
(b) (8 points) Given:		
I1: R1 ← R2 + R3		

Fill in the table below:

I2: R4 ← R1 + R5

Number of unrelated instructions between I1 and I2	Number of bubbles without register forwarding	Number of bubbles with register forwarding
0		
1		
2		
3 or more		

Given:

```
I1: R1 ← Memory[R2+offset]; load R1 with contents of memory at R2+offset
....
I2: R4 ← R1 + R5
```

Fill in the table below:

Number of unrelated	Number of bubbles	Number of bubbles with
instructions between I1	without register	register forwarding
and I2	forwarding	
0		
1		
2		
3 or more		

(c) (8 points)

One conservative way of handling branches is to stop new instructions from entering the pipeline when the decode stage encounters a branch instruction. Once the branch is resolved, normal pipeline execution can resume, either along the sequential path of control or along the target of the branch. Recall that for a BEQ instruction, the outcome of the branch is known only at the end of the EX cycle.

```
Given the following sequence of instructions:

BEQ L1

ADD

LW

....

L1 NAND

SW
```

Using conservative approach and **assuming branch is taken**, what is the observed CPI for the 3 instructions (BEQ, NAND, SW)?

	Prism ID:
Name:	GTID#: 9

You may use the following table to chart out the passage of instructions through the pipeline

Cycle number	IF	ID/RR	EX	MEM	WB

Process Scheduling

- 3. (9 points, 5 min)
- (a) (3 points) (Select one correct choice)

A program in execution has

- 1. Exactly one active entity called a process
- 2. Multiple active entities called threads
- 3. Two active entities, one a thread and the other a process
- 4. Three active entities, one a task, the second a thread, and third a process
- 5. Four active entities, one a job, the second a task, the third a thread, and the fourth a process
- (b) (3 points) (Select one correct choice)

One of the following is NOT part of the state of a running program

- 1. General Purpose Registers that are visible to the instruction set
- 2. Program counter and the register that represents the stack pointer
- 3. Layout of the program in memory
- 4. Priority information
- 5. Internal registers in the datapath of the processor
- (c) (3 points) (Select one correct choice)


To implement a preemptive scheduling algorithm we need

- 1. A trap instruction
- 2. An external interrupt
- 3. The currently running process to terminate
- 4. The currently running process to make an I/O request


	Prism ID:
Name:	GTID#: 9

4. (10 points, 5 min)

Consider the following three processes in the scheduling queue. Each process does one CPU burst, followed by one I/O burst, and completes its execution with one more CPU burst. The processes arrive in the order P1, P2, P3. P3 has the highest static priority, followed by P2, and P1 has the lowest priority.



Given the following schedule:



- (a) (4 points) (Select one of the following)
- The above schedule represents
- 1. FCFS
- 2. SJF
- 3. SJF with preemption
- 4. FCFS with preemption
- 5. Static Priority
- 6. Static Priority with preemption
- (b) (3 points) (Select one of the following)

The throughput of the system is

- 1. 1/11 processes/unit-time
- 2. 3/24 processes/unit-time
- 3. 3/34 processes/unit-time
- (c) (3 points)

What is the waiting time experienced by each for P1, P2, and P3?

Name: GTID#: 0		Prism ID:
Name 0115 π . 9	Name:	GTID#: 9

Memory Management and Virtual Memory (Note: K = 1024)

- 5. (10 min, 5 min)
- (a) (5 points)

Consider a fixed size partition memory management scheme implemented for a byte-addressed machine. The memory manager supports

- 10 partitions of 1 Kbytes
- 3 partitions of 3 Kbytes
- 1 partition of 5 Kbytes

What is the largest internal fragmentation that can occur with this allocation scheme?

(b) (2 points) (Select one correct choice) With variable size partition memory management scheme there can be

- 1. No external fragmentation
- 2. No internal fragmentation
- 3. No fragmentation
- 4. Both internal and external fragmentation
- (c) (3 points) (Select one correct choice)
 In a byte-addressed machine, if the pagesize is 8192 bytes, the **maximum** possible internal fragmentation is
 - 1) 8192 bytes
 - 2) 1 byte
 - 3) 8191 bytes
 - 4) There is no internal fragmentation with paging
- 6. (10 points, 5 min)
- (a) (3 points)

Virtual address is 32 bits; pagesize 4Kbytes; How many entries are there in the page table?

(b) (3 points)

For the same memory system as in (b), the physical address is 28 bits. How many physical page frames does the memory system have?

	Prism ID:
Name:	
(c) (2 points) In a computer with the above memory system physical address; 4 Kbyte page size), curr How many page tables are in memory?	n (32-bit virtual address; 28 bit
(d) (2 points) What function does the Page Table Base Reg	gister (PTBR) serve in the CPU?
<pre>Demand paging, Working set, page replacement 7. (10 points, 5 min)</pre>	ent, TLB
Give a one line description of each of the paged memory manager (a) (2 points) Freelist:	ese data structures used by a demand
(b) (2 points) Frametable:	
(c)(2 points) Disk Map:	
(d) (2 points) Page table:	
(e) (2 points) Process Control Block:	

	Prism ID:	
Name:	GTID#: 9	
	· · · · · · · · · · · · · · · · · · ·	
8. (10 points, 5 min)		
 (a) (2 points)(Select one correct choice) The reference bit for supporting an approximal is implemented by associating 1. One bit per page table entry 2. One bit per memory location 3. One bit per physical page frame 4. One bit per process 5. One bit for the entire physical memory 6. One bit for the entire page table 	ate LRU page replacement scheme	
 (b) (2 points) (Select one correct choice) The size of LRU stack for a TRUE LRU scheme i 1. 3 2. Equal to the number of virtual pages 3. Equal to the number of physical frames 4. Equal to the size of the virtual addres 		
(c) During the time interval t1 - t2, the followed for the processes P1 and P2.	lowing virtual page accesses are	
P1: 0, 0, 1, 2, 22, 2, 0, 0, 1, 1, 2, 0 P2: 0, 0, 10, 1, 2, 0, 1, 12, 20		
(2 points) What is the working set for Pl	in this time interval?	
(2 points) What is the working set for P2	in this time interval?	
(2 points) What is the total memory pressu interval?	are on the system during this	

Caching

- 9. (10 points, 5 min)
- (a) (2 points) (Select one correct choice)

Spatial locality suggests that

- 1. Once brought into the cache, we should keep the data around as long as possible
- $2.\ \mbox{On a miss,}$ we should bring in adjacent memory locations into the cache
- 3. The memory location being brought in due to a miss is not likely to be referenced in the future $\frac{1}{2}$

	Prism ID:
Name:	GTID#: 9

(b) (2 points) (Select one correct choice)

A direct-mapped cache

- 1. Has a one-to-one mapping between a memory location and a cache location
- 2. Allows a memory location to be en-cached wherever there is space in the
- 3. Is so called because there is a directory associated with the contents of the cache
- 4. Is usually much smaller than any other type of cache organization
- (c) (2 points) (Select one correct choice)

In an 8-way set associative cache with 64 Kbytes of data, 64 bytes per block and with a t-bit tag

- 1. There are ${\bf four}\ {\bf t-bit}$ tag comparators
- 2. There are **eight t-bit** tag comparators
- 3. There are 64 t-bit tag comparators
- 4. There are 1K t-bit tag comparators
- 5. There are 125 t-bit tag comparators
- 6. There is one t-bit tag comparator for the entire cache
- (d) (4 points)

A pipelined processor has an average CPI of 1.1 not considering memory effects. On an average each instruction has an I-cache miss of 0.5%, and a D-cache miss of 0.5%. The miss penalty is 100 cycles. What is the effective CPI taking into account memory stalls?

	Prism ID:	
Name:	GTID#: 9	

10. (10 points, 5 min)

Consider a 4-way set-associative cache for byte addressed processor.

- Data size of cache = 64KB.
- CPU address = 32 bits
- Memory word = 4 bytes.
- Cache block size = 64 bytes.
- Write policy is Write-back at the granularity of individual words.
- Cache replacement policy = LRU

a) (5 points)

The memory address is interpreted as follows:

Cache Tag	Cache Index	Block Offset
31		0

Fill in the blanks above to indicate how the memory address is interpreted for looking up the cache.

b) (5 points)

Show one cache line clearly indicating the size of the metadata (valid, dirty, and tag bits) and the size of the data fields.