	Prism ID:
Name:	GTID#: 9

Problem	Points	Lost	Gained	Running Total	TA
1	1				
2	9				
3	10				
4	10				
5	10				
6	20				
	1.5				
7	15				
8	10				
8	10				
9	15				
	1 1 2				
Total	100				
10041	100				

- You may ask for clarification but you are ultimately responsible for the answer you write on the paper.
- Illegible answers are wrong answers.
- Please look through the entire test before starting. WE MEAN IT!!!

Good luck!

1. (1 point, 1 min) (select one)

 ${\tt Slam}$ dunk refers to

•	a pagan ritual practiced in Polynesian islands
•	the act of pouring Gatorade on a coach after winning Superbowl
•	a weird contest in which grown men leap into the air and try to put
	basketball into a hoop

a metaphor to describe how easy this test is going to be _____
a metaphor to describe how hard this test is going to be _____

	Prism ID:
Name:	GTID#: 9

Processor design

```
2. (9 points, 10 mins)
(a) (3 points)
Given the following load instruction
    LW    Rx, Ry, OFFSET ;    Rx <- MEM[Ry + OFFSET]</pre>
```

Show how to realize a new addressing mode, called *indirect*, for use with the load instruction that is represented in assembly language as:

```
LW Rx, @(Ry); Rx <- MEM[MEM[Ry]]
```

The semantics of this instruction is that the contents of register Ry is the address of a pointer to the memory operand that must be loaded into Rx. You should ensure that there are no other side-effects (i.e., only Rx should be affected by this instruction).

```
(b) (6 points)
Given the following instructions:
   ADD Rx, Ry, Rz; Rx <- Ry + Rz
   ADDI Rx, Ry, Imm; Rx <- Ry + Immediate value
   NAND Rx, Ry, Rz; Rx <- NOT (Ry AND Rz)</pre>
```

Show how you can use the above instructions to achieve the effect of the following instruction:

```
CLR Rx ; Rx < -0
```

You can use an extra register to realize this instruction the contents of which can be trashed.

		Prism ID:
Name:		GTID#: 9
a0-a2: s0-s2: t0-t2: v0: ra: at:	s, 10 mins) ftware convention parameter passicallee saves if caller saves if return value return address target address stack pointer	ng need be
JAL at The state of the actions similarity	, ra; ra <- ; PC <- the stack is as orresponding to s larly for the oth	f LC-2200 has the following semantics: PC _{incremented} (return address) at (entry point of procedure) shown below. To help you out, we have put down aving t registers on the stack. Fill out the er entries on the stack (who is responsible for what is the action).
Stack Pointer→	Local Variables	
	Saved s Registers	
	Prev Return Address	
	Add'l Return Values	
	Add'l parameters	

needs upon return

Caller saves any t registers whose values it

Saved t registers

	Prism ID:		
Name:	GTID#: 9		

Datapath and control

4. (10 points, 5 mins) (select one)

clock register

clock register

clock register


clock output

How many clock cycles are needed to get the value at the input to the output in the circuit shown:

0 cycles

______ 1 cycles
______ 2 cycles
______ 3 cycles

_____ 4 cycles



The number of rows in the state transition table for the above FSM is:

_____2

_____ 3


_____4

_____5

_____6

	Prism ID:
Name:	GTID#: 9

5. (10 points, 10 min)



Bottom bus

Using the above datapath, we wish to perform the following operations:

- IR <- memory[PC]; get contents of memory addressed by PC into IR
- Reg-file[IR 27-24] <- Reg-file[IR 23-20] + Reg-file[IR 3-0]; add values from two registers in the register file and store the result in a third register

Cycle by cycle, show the datapath actions that will accomplish the above operations. Use register transfer format (e.g., ALU -> Bottom bus; Bottom bus -> PC, etc.) to show your work in each cycle.


	Prism ID:
Name:	GTID#: 9

(additional workspace for 5)

	Prism ID:
Name:	GTID#: 9

6. (20 points, 15 min)

You are given below a datapath similar to what we have discussed in class.



Given SW instruction as follows:

The instruction format is as shown below:

31	28	27 24	23 20	19	0
OPCO	DE	Rx	Ry	signed offset	

Write the sequence for implementing the SW (you don't need to write the fetch sequence for the instruction). For each microstate, show the datapath action (in register transfer format such as A <- Rx) along with the control signals you need to enable for the datapath action (such as DrREG).

Write your answer on the next page.

	Prism ID:
Name:	GTID#: 9

(additional workspace for 6)

		Prism ID:_	
Name:			
Interrupts			
7. (15 points, 10 min (a)	s)		
	Save ko on stack Enable interrupt XXXX Device code Restore state Disable interrupt Restore ko from stack Return from interrupt		
In the above interrup	t handler code xxxx	is	
Get	interrupt vector fr	com device	
Sav	e state		
Sav	e vector received fr	com device on stack	
Ack	nowledge interrupt		
(b) (10 points, 10 mi In the following sent address", "interrupt table", "data bus", " memory" to fill in th	ence, use the terms vector", "operating program discontinuit	system", "CPU", "in	terrupt vector
Each device has a uni	que	assigned by the	
	At boot time, t	the operating system	builds the
	in	with th	e handler
addresses for all the	known	Upon r	eceiving an
	from the		the device puts
out its interrupt vec	tor on the	The	CPU uses the
interrupt vector as a	n index into the int	errupt vector table	to look up the
	_ to load into the _		_ for handling

the interrupt.

	Prism ID:
Name:	GTID#: 9

Performance

8. (10 points, 10 min)

Machine Ma:

- All LC 2200 instructions take on an average 5 clock cycles
- Floating point addition emulation in software takes 30 LC-2200 instructions (i.e., a total of 150 clock cycles)

Machine Mb

- Floating point addition implemented in hardware takes 10 clock cycles
- Clock cycle time of processor goes up by 10% compared to Ma

What fraction of the instructions ought to be floating point additions to guarantee at least a 25% improvement in execution time of **Mb** over **Ma**?

Use the following equations in doing this problem:

Execution time = n * CPI_{Avg} * clock cycle time

old execution time – new execution time

Improvement in execution time = _____

old execution time

00 2200 Opring 2010 100t	Prism ID:	
Name:	GTID#: 9	
Pipelining		
9. (15 points, 10 mins)(SHORT ANSWERS WE MEAN IT (a) Define Instruction Level Parallelism, showing your definition.		
(b) What is the most important consideration in pipelined processor?	designing the stages of a	
(c) Explain the difference between <i>latency</i> and to pipelined processor implementation. What are the		

	Prism ID:
Name:	GTID#: 9

(d) What gives the independence between the stages in the sandwich assembly line that we discussed in class? Identifies the corresponding entities in the instruction pipeline that give the same independence.

(e) Explain the process by which the size and content of the pipeline registers are decided in the instruction pipeline.