GT Number:

Problem	Points	Lost	Gained	Running Total	TA
1	1				
2	10				
3	14				
4	15				
5	15				
6	10				
7	15				
8	10				
9	10				
Total	100				

You may ask for clarification but you are ultimately responsible for the answer you write on the paper. If you make any assumptions state them.

Please look through the entire test before starting. WE MEAN IT!!!

Illegible answers are wrong answers.

Kishore

Show your work in the space provided to get any credit for problem-oriented questions.

Good luck!

Name:_

1. (1 point, 1 min)

The newly named chair of the School of Computer Science:

- (a) Annie Anton
- (c) Zvi Galil
- (e) Charles Isbell

- (b) Lance Fortnow
- (d) Ellen Zegura
- (e) George Burdell

Na	me:KishoreGT Number:
2. (ory management 10 points, 10 min) (4 points) The number of virtual pages is defined by the ratio:
	Size of virtual address space/Page size.
	The number of physical frames is defined by the ratio:
	Size of physical memory/Page size.
	The page table is set up by the Operating system.
	The page table is looked up on every memory access by the hardware .
b)	(2 points) (circle the right choice) Given 32-bit virtual address; 28-bit physical address; 4 KB page size; 8 processes currently executing, the number of page tables in memory is:
	1. 4 2. 2 ²⁰ 3. 8 4. 28 5. 12 6. 2 ¹⁶ 7. 32

- c) (2 points) One scheme to implement a TRUE LRU policy for page replacement by the OS is the following:
 - Have a hardware stack wherein each entry of the stack holds the page frame number accessed by the CPU; CPU updates the stack on each memory access
 - Have an instruction in the ISA for the OS to read the LRU page frame from the stack

Why is this idea infeasible to implement?

All or nothing

Size of the hardware stack is as big as the number of physical frames...too big to have in hardware.


- d) (2 points) How is the reference bit per page table entry used in implementing an approximate LRU using the second chance page replacement policy (limit to 3 or 4 concise bullets please)?
 - Hardware sets the reference bit in the associated PTE during every memory access as part of address translation
 - Page replacement policy of the OS is basically FIFO with the following change:
 - o if the candidate victim's reference bit is set then reset the bit and move to the next candidate;
 - o continue until you find a page whose reference bit is not set;
 - o choose that page as the victim for page replacement

Name:	Kishore	GT Nur	nber:
- It is by - It has a bytes of	the following or te-addressed and 4-way set-associated		32 bits long (little endian) n each data block holding 64
Part3	Part 2	0 Part 1	MW OA 0
a cache acces with each part Part 1: Part 2: Part 3: b) (3 points)(Consider a 2-w 1) CPU acce compulso 2) The cach to locat reference brought 3) At some reference	byte offset index tag fill in using the sesses memory locations X, Y, Z, Per to location X from memory, the later point in see to location X	he words, "capacitive cache. ation X for the fine the CPU has made, Q, and R in that again. If X is en this is a confitime the cache is	full. The CPU makes a not in the cache and has to be
		tually indexed physics. The page size	ysically tagged cache. The is 8K bytes.
31	13 12	0	
V	PN	Page offset	
many low o	order bits of th		a block size of 64 bytes . How in unchanged in the translation tly?
Number of i Number of b Byte offset Number of u virtual add So addition address to	ndex bits needed = log2(cached) bits in virtual and the color of the	e-size-in-data blo address unchanged size) = log ₂ (8K) : lock = log ₂ (block- vailable to serve page offset - bits) = 7 bits ts needed from the	direct mapped cache $ocks$) = $log_2(8k)$ = 13 bits (1) during translation = 13 bits (2) size)= $log_2(64)$ = 6 bits (3) as cache index from the

Name:	Kishore	GT Number:
-------	---------	------------

Input/Output and Disk

- 4. (15 points, 20 min)
- (10 points) Design a DMA controller for a disk drive. You have to design only the way the controller interfaces with the CPU and the memory bus. You don't have to worry about the device electronics side of the Recall that a disk address is a tuple: {cylinder#, controller. platter#, track#, sector#). Clearly show the registers in the controller for interfacing to the CPU and the memory, describe succinctly their purpose, and how the CPU communicates with the controller and vice versa, and how the data transfer is effected by the controller.



Datapath description:

- **DMA** controller Memory mapped registers in the controller for interfacing with the CPU: disk address registers (cylinder#, platter#, track#, sector#), command register, number of sectors, memory buffer address and status
- CPU can read/write the controller registers using simple L/S instr.
- Memory address decoder monitors the address bus to see if the L/S from the CPU is addressed to one of the controller registers
- Bus request and INT logic allows controller to compete for memory bus cycles for completing the DMA request from the CPU
- Memory address register and memory data register allow the controller to interface with memory
- ALU is for doing address arithmetic and for decrementing the count for data transfer

Commands (operations supported by controller via commands issued by writing to the Command Register):

Seek (cylinder#), Read (disk address, number of sectors, memory buffer address), Write (disk address, number of sectors, memory buffer address)

Status register: IE - INT enable set/reset by CPU; IF - INT pending from controller; Go - set by CPU to get the controller started on the command issued by the CPU by writing to the command register

Name:_	Kishore	GT Number:	-
512 400 6000 3 pl	ints) Given the following bytes per sector sectors per track tracks per surface latters ational speed 15000 RPM	specifications for a disk drive:	
What is th	ne transfer rate of the di	isk?	
The disk of Amount of = nu = 40	data transferred in one rumber sectors in one track	track worth of data in every revolution revolution k * number of bytes per sector	1) 2)
= An	rate of the disk mount of data transferred/ 2)/(1) = (400 * 512)/(60/1 = 400*512*15000/60		
File Syste			
F /1F '			

5. (15 points, 15 min) a) (6 points)

- Notes:
- Unix "touch <file>" command creates a zero byte new file or updates the timestamp of the named file
- Unix "ln <file1> <file2>" command creates a hard link
- Unix "ln -s <file1> <file2>" command creates a sym link
- Unix "rm <file>" removes the named file

In the following table, assume none of the files exist to start with in the current directory. Fill in the table. The reference count in the table pertains to the i-node that is affected by the command in that row. If a new i-node is created, show the old reference count for that i-node as 0.

Command	New i-node created	Reference	ce count
	(yes/no)	old	new
touch f1	Yes	0	1
ln f1 f2	No	1	2
ln f2 f3	No	2	3
rm f1	No	3	2
ln -s f2 f4	Yes	0	1
ln f4 f5	No	1	2


Use this area for rough work for this question.

Kishore GT Number: Name: b) (9 points) i-node data Using C like syntax, write the i-node data Direct Data pointer structure. Note that an i-node may represent a data Direct Data pointer directory, a data file, or a symbolic link. If it Single indirect pointer represents a data file it has the structure shown i-node Double indirect pointer in the figure: it could be a top level i-node, or an intermediate index block as shown in the figure. #define NUM_PTRS_IN_INODE 128 data #define NUM DIR ENTRIES 99 data blocks typedef enum {dir, sym-link, data, first-level-ind, second-level-ind} i_node_type; data i-node typedef struct disk_address_t { int cylinder_num; data int platter_num; int track_num; Pointers to index blocks containing int sector num; data single indirect } disk_address; pointers typedef struct disk address t *disk address ptr; typedef struct i node t *i node ptr; typedef struct i_node_t { i_node_type type; union { struct dir_t { /* directory i-node */ char *name; int refcnt; +2 tor lefeners char *entries[NUM_DIR_ENTRIES]; struct sym_link_t { /* sym_link entry */ char *name; int refcnt; char *path; } sym_link; struct data_t { /* data entry */ int refcnt; disk address ptr direct block ptr1; disk_address_ptr direct_block_ptr2; i_node_ptr first_level_inode_ptr; i_node_ptr second_level_inode_ptr; struct first_level_ind_t { /* first-level-ind */ disk_address_ptr data_block_ptrs[NUM_DATA_PTRS_IN_INODE]; } first_level_ind; struct second_level_ind_t { /* second-level-ind */ } second level ind; } i_node_details; } i_node;

Name:____Kishore_____GT Number: _____

Parallel Systems

6. (10 points, 10 min)



The Shared variable X is initialized to 0;

- T3 is waiting for X to become 2
- T2 is waiting for X to become 1
- T1 changes X to 1 and signals T2
- T2 changes X to 2 and signals T3

Write the code snippets that implement the above synchronization among the threads T1, T2, and T3.

Note:

- Busy waiting solution gets NO CREDIT.
- Loss of concurrency **except when needed** to implement the required synchronization will not get full credit.
- Of course you have to ensure there are no deadlocks.


```
Mutex-lock m;
Cond-var
           C_{x1}, C_{x2}
T1:
      Lock(m);
             X = 1;
             Cond-signal(c_{x1});
      Unlock(m);
т2:
      Lock(m);
             While (X != 1)
                    Cond-wait(c_{x1}, m);
      Unlock(m);
      Lock(m);
             X = 2i
             Cond-signal(c_{x2});
      Unlock(m);
т3:
      Lock(m);
             While (X != 2)
                    Cond-wait(c_{x2}, m);
      Unlock(m);
      •••
```

Name:____Kishore_____GT Number: _____


- 7. (15 points, 20 min)
- a) (7 points) Given mutex lock m, and condition variable c, the following events happen in the order of occurrence shown below:
 - T1 executes mutex-lock(m); assume no one has the lock so T will win
 - T1 executes cond-wait(c, m)
 - T2 executes mutex-lock(m)
 - T3 executes mutex-lock(m)
 - T2 executes cond-signal(c)

Show the waiting queues associated with m and c.

- Clearly, show which thread is currently holding the mutex lock, and which threads are in the waiting queue for the lock.
- Note that if a thread is waiting on a condition variable, you should also show the mutex lock it needs for resuming execution.
- (i) State of waiting queues before T2 executes cond-signal



(ii) State of waiting queues after T2 executes cond-signal



Name:	_Kishore	_GT Number:
-------	----------	-------------

b) (3 points)

Fill in the blanks using a subset of the following phrases exactly once.

Hardware operating system

page table cache

registers

In an SMP that supports hardware cache coherence, the hardware is responsible for ensuring that the copies of the same memory location in the different caches are kept consistent; the operating system is responsible for ensuring that the TLBs in the different processors are kept consistent; the page table is shared among all the threads of the same process.

c) (5 points)

Given a dual core cache-coherent processor with per core cache and shared memory:

Cache coherence protocol: write-invalidate

(i.e., write by a core to its cache invalidates the peer core cached copy if present)

Cache to memory policy: write-back

(i.e., cached copy in a core may be more up to date than memory; upon a cache miss for a memory location, a peer core will supply the data if its copy is more up to date compared to memory) Initially:

The caches are empty.

Memory locations: A contains 33; B contains 15

(use $\mbox{\bf NP}$ for a memory location not present in the cache; $\mbox{\bf I}$ if the cached content is invalid)

I. Core 1 executes: Load A

Show the contents of the caches and memory for memory address A

Core 1 cache	Core 2 cache	Memory
33	NP	33

II. Core 2 executes: Store #99, A; (write immediate value 99 into A)
 Show the contents of the caches and memory for memory address A

			memer radar ess ii
	Core 1 cache	Core 2 cache	Memory
A	I	99	33

III. Core 1 executes: Store #22, B (write immediate values 22 into B)
 Show the contents of the caches and memory for memory address B

	Core 1 cache	Core 2 cache	Memory
B	22	NP	15

IV. Core 2 executes: Load B

Show the contents of the caches and memory for memory address ${\tt B}$

Core 1 cache	Core 2 cache	Memory
22	22	15

V. Core 2 evicts A from its cache

Show the contents of the caches and memory for memory address A


	Core 1 cache	Core 2 cache	Memory
✦ 【A	I	I	99

B

	Name:	Kishore	GT Number:	
--	-------	---------	------------	--

Networking

- 8. (10 points, 10 min)
- a) (2 points) How many IP Networks are there in the following Figure? Assume that the top 24 bits of the 32-bit address name an IP network.



- b) (3 points) Give three short reasons to justify the need for a separate network layer in the protocol stack.
- Multiple network interfaces on a host



- Multiple hops between source and destination (packet has to go through intermediate routers)
- Routes from source to destination not static (due to network churn, load, etc.)
- c) (5 points)

A packet header consists of the following fields:

Destination address 8 bytes
Source address 8 bytes
Number of packets in message 4 bytes
Sequence number 4 bytes
Actual packet size 4 bytes
Checksum 4 bytes

Assuming that the maximum packet size is 1574 bytes, what is the maximum payload in each packet?

Size of header = (8+8+4+4+4+4) = 32 bytes

Maximum size of payload = maximum packet size - size of header +3

= 1574-32
= 1542 bytes

```
Name:_____Kishore_____GT Number: _____
9. (10 points, 10 mins)
Given the following:
            Sender overhead
                                           = 1 \text{ ms}
            Message size
                                           = 200,000 bits
            Wire bandwidth
                                           = 100,000,000 bits/sec
            Time of flight
                                            = 2 ms
            Receiver overhead
                                            = 1 \text{ ms}
Compute the observed bandwidth. Recall that the message transmission time
consists of sender overhead, time on the wire, time of flight, and receiver
overhead. Ignore ACKs.
Total time for message transmission
 = sender overhead + transmission delay + time of flight + receiver overhead
 = 1 ms + message-size/wire-bandwidth + 2 ms + 1 ms
 = 1 \text{ ms} + 200,000/(100,000,000/10^{-3}) \text{ ms} + 2 \text{ ms} + 1 \text{ ms}
 = 1 \text{ ms} + (200,000 * 1000)/100,000,000 \text{ ms} + 2 \text{ ms} + 1 \text{ ms}
 = 1 ms + 2 ms + 2 ms + 1 ms
 = 6 \text{ ms}
Observed bandwidth = message size/transmission time
                    = 200,000/(6 * 10-3) bits/sec
                    = (200/6) 10^6 \text{ bits/sec}
```