Name:				Kishore							GT Number: gt													
Please indicate your GT n being able to read it.					Γnι	ambe	er :	in	the	e gr	rid	be:	low	so	we	har	ve	some	e c	hand	ce	of		
G T																								
0 1	2	3	4	5	6	7	8	9	0	е	g	h												
0 1	2	3	4	5	6	7	8	9	0															
0 1	2	3	4	5	6	7	8	9	0															
A b	С	D	E	f	G	h	i	j	k	L	m	n	0	р	q	r	ន	t	u	V	W	х	У	Z
Proble	em		P	oint	ts		Lo	ost			G	aine	ed			Ru	nnir	ıg T	ota:	1	TA			
1				1																				
2				12																				
3				20																				
4				9																				
5				8																				
6				10																				
7				15																				
8				10																				
9				15																				
Total			1	00																				
You m	You may ask for clarification but you are ultimately responsible for the																							

You may ask for clarification but you are ultimately responsible for the answer you write on the paper.

Please look through the entire test before starting. WE MEAN IT!!!

#### Illegible answers are wrong answers.

Good luck!

#### 1. (1 point, 0 min)

How many characters are in your professor's last name?
(a) 7 (b) 12 (c) 9 (d) 10 (e) 13

Name:	Kishore	GT Number: gt
Pipelined p 2. (12 poin	processor nts, 10 minutes)	
(a) (2 poir	nts) (select one correc	et choice)
(a)An an (b)A han brand (c)A han expect programmed (d)An expect hazan (e)None	rdware device that keep ches encountered during rdware device that is p cted outcome and the ta ram ktra stage in the pipel	for branch instructions os the outcome and target addresses of recen g the program execution ore-loaded before the program starts with the arget addresses of the branches in the line for efficient handling of control
(b) (2 poir	nts)(select one correct	choice)
(a)Brand (b)Load (c)Data (d)Hard (e)None	hazard in a pipeline of instructions in the instructions in the prodependencies in the proverse limitations in the of the above of the above	program rogram rogram
(c) (2 poir	nts)(select one correct	choice)
(a)Using (b)Forwa read: (c)Forwa execu (d)Addit (e)Pipel	ing stage	er e from the execution stage to the register e from the register reading stage to the ation stage

Name:	Kishore	GT Number: gt
-------	---------	---------------

(d) (6 points)

Itemize the steps taken in hardware from the time an interrupt occurs to the time the processor starts executing the handler code in a **pipelined** processor. (An English description is sufficient.)

- Allow instructions already in the pipeline (useful instructions) to complete execution
- 2. Stop fetching new instructions
- 3. Start sending NOPs from the fetch stage into the pipeline
- 4. Once all the useful instructions have completed execution, record the address where the program needs to be resumed in the PC (this will be memory address of last completed useful instruction + 1)
- 5. GO to INT state; sent INTA; receive vector; disable interrupts
- 6. Save current mode in system stack; change mode to kernel mode; (OK if they don't say this)
- 7. Store PC in \$k0; Retrieve handler address using vector; Load PC; resume pipeline execution

#### Process scheduling

- 3. (20 points, 15 mins)
- (a) (2 points) (select one correct choice)

The following attributes are likely to be found in the PCB of a process

- 1. General Purpose Registers that are visible to the instruction set
- 2. Program counter and the register that represents the stack pointer
- 3. Pointer to the page table of the process
- 4. Priority information
- 5. Internal registers in the datapath of the processor
- 6. {1, 2, 3, 4, 5}
- 7. {1, 2, 3}
- $8. \{1, 2, 3, 4\}$
- 9. None of the above

Name:\_\_\_\_\_Kishore\_\_\_\_\_\_GT Number: gt\_\_\_\_\_

(b


This problem uses round-robin schedule with a time quantum = 2.

Consider three processes with CPU and I/O bursts as shown in the table below:


	CPU	1/0	CPU	1/0	
P1	4	2	2		P1 is done
P2	3	2	2		P2 is done
P3	2.	2	4	2.	P3 is done

#### (i) (10 points)

Show the CPU and I/O timelines that result with round-robin scheduling from t=0 until all three processes exit the system.



CPU Schedule (Round Robin, timeslice = 2)



(ii)(5 points)

What is the waiting time for each process?

```
Wait time = (response time - useful work done either on the CPU or I/O) Wait time for P1 = (13 - 8) = 5 Wait time for P2 = (17 - 7) = 10 Wait time for P3 = (17 - 10) = 7 (iii) (3 points)
```

What is the average throughput of the system?

#### Throughput of the system

- = number of completed processes/total execution time
- = 3/17 processes/unit-time

Virtual Memory and Physical Memory

4. (9 points, 10 mins)

Name:	Kishore	GT Number: gt
	emory system with he page size is <b>4</b>	52-bit virtual addresses and 32-bit physical KB.
a) (4 points Show the lay		al and physical addresses.
	of bits for virt	e offset = $log_24096$ = 12 cual page number (VPN) bits in virtual address - page offset bits
Layout	of virtual addre	ss:
	VPN	offset
	40 bits	12 bits
		rical frame number bits in physical address - page offset bits ress:
	PFN	N offset
	20	bits 12 bits
_	ries are in the p	page table?  Atries = $2^{\text{(number of bits in VPN)}} = 2^{40}$
c) (2 points How many pag		re in the memory system?
Number	of page frames =	2 (number of bits in PFN) = 2 <sup>20</sup>
Working Set 5. (8 points	, 5 mins)	
Define the f	ollowing terms wi	th respect to memory management

Name:	_Kishore	GT	Number:	gt
			,	<i>J</i>

a) Thrashing

Cumulative memory requirement of the processes currently competing for time on the CPU far exceeds the total physical memory of the system leading to a state where the system is spending most of the time swapping pages in and out of the physical memory to the secondary storage

b) Working set

The exact set of virtual memory pages that a process needs to allow its execution to proceed without incurring page faults

c) Working set size

The minimum number of page frames that a process needs to allow its execution to proceed without incurring page faults

d) Memory pressure

The cumulative number of page frames needed by all the processes currently competing for time on the CPU in the system. This is the same as the sum of the working sets of all the processes currently competing for time on the CPU in the system.

Total memory pressure = 
$$\sum_{i=1}^{i=n} WSSi$$

Demand paging and Page replacement 6. (10 points, 5 mins)

(a) (2 points) (select one correct choice)

To implement paging the minimum additional hardware needed in the CPU data path  $\ensuremath{\mathsf{P}}$ 

Name:	Kishore	GT Number: gt
2. Multing 3. One Page 4. Multing	age table implemented ple page table (one page Table Base Regist ple PTBR (one per pro of the above	per process) implemented in hardware ter (PTBR)
(b) (2 point	ts) (select one corre	ect choice)
1. Occurs 2. Can oc 3. Can oc	ccur only in the stag	
(c) (6 point	ts)	
there is no 1. use th 2. using disk : 3. select 4. update the ch 5. using disk 6. look u the pa 7. look u i. Put th	free frame in memory ne frame table to fin the disk map of faud into the victim frame to a victim page for the e the page table of the nanged mapping for the (if dirty) up the frame table to age table entry of the up if the faulting page the five correct operations as 6; 5; 2; 4	and the process that owns the faulting page living process, load the faulting page from the expression of the associated victim frame) faulting process and frame table to reflect the victim frame victim process, copy the victim page to the condition of the victim process and invalidate the victim page in the victim page table age is currently in physical memory the tions in the right sequence.
ii. Ident	ify the two incorrec	t operations.
Incori	rect operations : 1, 7	
Caches 7. (15 point		
(a) (6 point Given the fo	ts) ollowing code fragmen	nt:
a[0] :	= 0:	(1)

Name:Kishore	GT Number: gt
a[1] = 1;	(2)
for (i = 2; i < 100; i++) { a[i] = a[i-1] + a[i-2];	(3)

Answer true/false with justification:

(i) The above code fragment exploits spatial locality
True. Assuming the array is aligned on cache block boundary and the block
size is 4 array elements, write access to a[0] (step 1) will result in a
write miss. However, this write miss will bring in a[1], a[2], a[3] into the
cache. Thus the accesses to a[1], a[2], and a[3] (in steps 2 and 3) do not
result in write misses.

(ii) The above code fragment exploits temporal locality
True. In the loop, every iteration uses the previous two recently generated values. For e.g., a[3] uses a[2] and a[1].

(b) (6 points)

Consider the following memory hierarchy:

- L1 cache: Access time = 3ns; hit rate = 98%
- L2 cache: Access time = 6ns; hit rate = 90%
- Main memory: Access time = 100ns

Compute the effective memory access time (EMAT).

```
\begin{split} \text{EMAT}_i &= T_i + m_i * \text{EMAT}_{i+1} \\ \text{EMAT}_{\text{L2}} &= \text{T}_{\text{L2}} + (1 - \text{h}_2) * \text{T}_{\text{m}} \\ &= 6 + (1 - 0.9) * 100 \\ &= 16 \text{ ns} \\ \text{EMAT}_{\text{L1}} &= \text{T}_{\text{L1}} + (1 - \text{h}_1) * \text{EMAT}_{\text{L2}} \\ &= 3 + (1 - .98) * 16 \\ &= 3 + 0.32 \\ &= 3.32 \text{ ns} \end{split}
\text{EMAT} &= \text{EMAT}_{\text{L1}} = 3.32 \text{ ns}
```

(c) (3 points)

Associate definitions below (A, B, C) with the type of miss choosing from compulsory miss, conflict miss, capacity miss.

- A. Miss incurred when the cache is full **capacity miss**
- B. Miss incurred since memory location accessed for the first time by CPU compulsory miss
- C. Miss incurred due to limited associativity even though the cache is not full conflict miss

Name:_	Kishore	GT Number: gt
		mory Stalls in a Pipeline
	nts, 10 mins)	
	pipelined processor:	
	iche hit rate = 95%.	
	che hit rate = 98%.	
inst		ce instructions account for 10% of all the t of these 80% are loads and 20% are stores. les.
	e-miss penalty = 4 cyc	les.
(a) (4 poi		
	ne average number of me On due to I-cache misse	mory stalls (in clock cycles) experienced per
		sr to I-cache misses per instruction
	= I-cache miss rate	
	= (1-0.95) * 25	
	= 1.25 cycles	
(b) (6 poi		
	le average number of me on due to D-cache missi	mory stalls (in clock cycles) experienced per
Instruction	on due to D-cache missi	es:
	= D-Cache miss rate fraction of instru	ctions that are memory reference * reference instructions that are load *
Aver		to D-cache write misses per instruction
		ctions that are memory reference * reference instructions that are stores *
Aver		to D-cache misses per instruction =
	Average Memory stall	s due to D-cache read misses per instruction
		s due to D-cache write misses per instruction 0416 cycle
Cache desi	.gn	
_	nts, 13 mins)	
	8-way set-associative	
	al data size of cache	
		-addressable memory addresses.
• Eac	h memory word consists	of 4 bytes.

• The block size is 32 bytes.

• The cache has one valid bit per block.

• The cache uses write-back policy with one dirty bit per word.

Name:\_\_\_\_\_Kishore\_\_\_\_\_GT Number: gt\_\_\_\_\_ (a) (5 points) Show how the CPU interprets the memory address (i.e., which bits are used as the cache index, which bits are used as the tag, and which bits are used as the offset into the block?). Number of bits in block offset =  $log_2blocksize = log_232 = 5$  bits Since the cache is 8-way set associative, number of lines in cache = size of cache / (block size \* associativity) = (512 KB) / ((32 \* 8) bytes)= 2048 cache-lines Number of index bits needed to access the cache = log<sub>2</sub>number-of-cachelines = log<sub>2</sub>2048 = 11 bits Number of tag bits = total number of address bits -(number of index bits + number of offset bits) = 32 - (11+5) = 16bits Cache Index Cache Tag **Block Offset ←** 16 **★** 11 **★** (b) (10 points) Compute the amount of meta data in each cache line (show partial work to get any credit) Number of words in a data block = blocksize/wordsize = 32/4 = 8 Meta data in each data block of the cache line: Tag = 16 bits Valid = 1 bit Dirty bits = 8 bits (1 per word in a data block) = (16+1+8) = 25 bits 8 such data blocks in each cache line (8-way set associative). Meta data per cache line (since it is 8-way): 8 \* meta-data in each data block = 8 \* 25 = 100 bits