	11:01.0	Prism ID:
Name:	KIShore	GTID#: 9

r	T .		T		
Problem	Points	Lost	Gained	Running Total	TA
1	1				
1	1				
2	9				
3	10				
3	10				
4	10				
5	10				
6	20				+
Ь	20				
7	15				
8	10				
Ŭ	10				
	1				
9	15				
Total	100				

- You may ask for clarification but you are ultimately responsible for the answer you write on the paper.
- Illegible answers are wrong answers.
- Please look through the entire test before starting. WE MEAN IT!!!

Good luck!

1. (1 point, 1 min) (select one)

Slam dunk refers to

- a pagan ritual practiced in Polynesian islands _____the act of pouring Gatorade on a coach after winning Superbowl ____
- a weird contest in which grown men leap into the air and try to put a basketball into a hoop
- a metaphor to describe how easy this test is going to be _____
- a metaphor to describe how hard this test is going to be _____

	Prism ID:
Name:	GTID#: 9

Processor design

2. (9 points, 10 mins)
(a) (3 points)
Given the following load instruction
 LW Rx, Ry, OFFSET ; Rx <- MEM[Ry + OFFSET]</pre>

Show how to realize a new addressing mode, called *indirect*, for use with the load instruction that is represented in assembly language as:

LW Rx, @(Ry); Rx <- MEM[MEM[Ry]]

The semantics of this instruction is that the contents of register Ry is the address of a pointer to the memory operand that must be loaded into Rx. You should ensure that there are no other side-effects (i.e., only Rx should be affected by this instruction).

LW Rx, Ry, Ø; RX & MEM[RY] LW Rx, Rx, Ø; RX & MEM[RX]

(b) (6 points)
Given the following instructions:

ADD Rx, Ry, Rz ; Rx <- Ry + Rz

ADDI Rx, Ry, Imm ; Rx <- Ry + Immediate value NAND Rx, Ry, Rz ; Rx <- NOT (Ry AND Rz)

Show how you can use the above instructions to achieve the effect of the following instruction:

CLR Rx ; Rx < -0

You can use an extra register to realize this instruction the contents of which can be trashed.

NAND RZ, Rx, Rx; RZ = 1'S Complement
of Rx

ADD Rx, Rx, Rz; Rz = 1'S Complement
Of Rx

ADD Rx, Rx, Rz; Rx ends up with B

	Prism ID:
Name:	GTID#: 9

3. (10 points, 10 mins)

Given the software convention for registers:

a0-a2: parameter passing

s0-s2: callee saves if need be t0-t2: caller saves if need be

v0: return value
ra: return address
at: target address
sp: stack pointer

Recall that JAL instruction of LC-2200 has the following semantics:

The state of the stack is as shown below. To help you out, we have put down the action corresponding to saving ${\bf t}$ registers on the stack. Fill out the actions similarly for the other entries on the stack (who is responsible for the action caller/callee, and what is the action).

Your answer:

Stack Pointer→ Collee allocates any needed space

Callee saves if he is going true

Caller stores Current to

Caller allocates space on stack

Add'l parameters

Caller places them on stack


Caller saves any t registers whose values it

needs upon return


	Prism ID:
Name:	GTID#: 9


Datapath and control

4. (10 points, 5 mins) (select one)



How many clock cycles are needed to get the value at the input to the output in the circuit shown:






The number of rows in the state transition table for the above FSM is:

	2
	3
X_	4
	5
	6

	PIISIII ID	
Name:	GTID#: 9	

5. (10 points, 10 min)





Bottom bus

Using the above datapath, we wish to perform the following operations:

- IR <- memory[PC]; get contents of memory addressed by PC into IR
- Reg-file[IR 27-24] <- Reg-file[IR 23-20] + Reg-file[IR 3-0]; add values from two registers in the register file and store the result in a third register

Cycle by cycle, show the datapath actions that will accomplish the above operations. Use register transfer format (e.g., ALU -> Bottom bus; Bottom bus -> PC, etc.) to show your work in each cycle.


From IR all register specifiers (2 source addresses and 1 destination address are directly wired into DPRF)

CS 2200 Spring 2	
Name:	Prism ID: GTID#: 9
(additional workspace for 5)	
Cycle 1: PC -> TOP EL	as -> Addr input of Mamory
Memory EAdds	7] -> Dont -> Bottom Bus
Bottom Bus	-PIR
IR [23-2] IR [3-0] A-) Alle Alle resu IR (27-24)	Figure above) 7 — Reg-file address for A Reg-file address for B 1 — Reg-file Din 1 — Reg-file address for destination register
Reg-fil	le Din — D Reg-file dostination register

	Prism ID:
Name:	GTID#: 9

6. (20 points, 15 min)

You are given below a datapath similar to what we have discussed in class.



Given SW instruction as follows:

The instruction format is as shown below:

31	28	27 24	23 20	19	0
OPCC	DE	Rx	Ry	signed offset	

Write the sequence for implementing the SW (you don't need to write the fetch sequence for the instruction). For each microstate, show the datapath action (in register transfer format such as A <- Rx) along with the control signals you need to enable for the datapath action (such as DrREG).

Write your answer on the next page.

	Prism ID:		
Name:	GTID#: 9		
(additional workspace for 6)			

SW 1:

SW2: Sign-extended offset —DB control Signals needed: Dr Off Ld D

Sw3:

5W4:

•	Prism ID:
Name:	GTID#: 9
Interrupts	
7. (15 points, 10 mins) (a)	
	Save ko on stack Enable interrupt XXXX Device code Restore state Disable interrupt Restore ko from stack Return from interrupt
In the above interrupt	handler code xxxx is
Get i	nterrupt vector from device
Save	state
Save	vector received from device on stack
Ackno	owledge interrupt
address", "interrupt ve table", "data bus", "pr memory" to fill in the	nce, use the terms "program counter", "handler ector", "operating system", "CPU", "interrupt vector rogram discontinuities", "interrupt acknowledge", "low
nterment vector tabl	At boot time, the operating system builds the with the handler
addresses for all the k Ntrophacknowle out its interrupt vector	thown frogram discription receiving an define the Cru, the device puts
	index into the interrupt vector table to look up the
handler address	to load into the roy cam Counter for handling
the interrupt.	•

	Prism ID:
Name:	GTID#: 9

Performance

8. (10 points, 10 min)

Machine Ma:

- All LC 2200 instructions take on an average 5 clock cycles
- Floating point addition emulation in software takes 30 LC-2200 instructions (i.e., a total of 150 clock cycles)

Machine Mb:

- Floating point addition implemented in hardware takes 10 clock cycles
- Clock cycle time of processor goes up by 10% compared to Ma

What fraction of the instructions ought to be floating point additions to guarantee at least a 25% improvement in execution time of Mb over Ma?

Use the following equations in doing this problem:

frachen of +1.1+· Improvement in execution time = ____

Let f be Execution time = $n * CPI_{Avg} * clock$ cycle time

old execution time - new execution time

old execution time

Execution time of Ma
$$= [N(1-f) * 5 + nf * 10 * 5] * 1$$

$$= N(5+145f)$$

$$= [N(1-f) * 5 + nf * 10] * 1 \cdot 1$$

$$= N(5.5+5.5 f)$$

$$=$$

	Prism ID:
Name:	GTID#: 9

Pipelining

- 9. (15 points, 10 mins)(SHORT ANSWERS WE MEAN IT!!!!)
- (a) Define Instruction Level Parallelism, showing an example code to explain your definition.

ILP is the situation wherein, in a sequential program, a set of adjacent instructions in textual order are independent of one another.

Here is an example code where the ILP is 3:

(b) What is the most important consideration in designing the stages of a pipelined processor?

Ensuring that the amount of work in each stage of the pipe is roughly the same so that no single stage will become a bottleneck to performance.

(c) Explain the difference between *latency* and *throughput* in the context of a pipelined processor implementation. What are the metrics used for each?

Latency: The amount of time it takes to execute a single instruction usually expressed as CPI Throughput: The number of instructions executed per unit time by the processor usually expressed as IPC.

	Prism ID:
Name:	GTID#: 9

(d) What gives the independence between the stages in the sandwich assembly line that we discussed in class? Identifies the corresponding entities in the instruction pipeline that give the same independence.

Three things:

- 1. No resource contention among the stages (each worker has all he needs to do the work for his stage)
- 2. Order form fully specifies the work that a given worker has to do for that specific sandwich
- 3. The partially assembled sandwich on which he has to do additional work

Corresponding entities in the instruction pipeline

- 1. Dedicated hardware resources for each stage of the pipeline
- 2. The pipeline buffer serves the role of the order form and the partially assembled sandwich

- (e) Explain the process by which the size and content of the pipeline registers are decided in the instruction pipeline.
- 1. For each instruction, work out the details of the execution in each stage of the pipeline
- 2. For each instruction, work out what partial state has to be passed from one stage to the next
- 3. The union of the partial states thus compiled for each instruction at a given stage helps us to decide the size and content of the pipeline buffer sitting at its output