	Prism ID:
Name:	GTID#: 9

Problem	Points	Lost	Gained	Running Total	TA
1	1 (1 min)				
2	16 (15 min)				
3	19 (15 min)				
4	15 (10 min)				
5	18 (15 min)				
6	15 (15 min)				
7	16 (10 min)				
Total	100 (81 min)				

- You may ask for clarification but you are ultimately responsible for the answer you write on the paper.
- Illegible answers are wrong answers.
- Please look through the entire test before starting. WE MEAN IT!!!

Good luck!

1. (1 point, 1 min) (select one)

This question pertains to the art work on the cover page of your textbook

•	Shows the layout for some weird video game	
•	Anatomical allusion of what is inside the box to what is inside t	:he
	human body	
•	Ponytail, bagpipe, walnuts, springs, etc	
•	A random collection of artifacts from Mayan culture	
•	Duh! This is a human physiology textbook	

	Prism ID:		
Name:	GTID#: 9		

Processor design

2. (16 points, 15 mins)

Given the software convention for programmer visible registers:

a0-a2: parameter passing

s0-s2: callee saves if need be t0-t2: caller saves if need be

v0: return value
ra: return address
at: target address
sp: stack pointer

A. (8 points)

Which addressing mode is used for the $\underline{\text{underlined}}$ $\underline{\text{operand}}$ in each of these instructions?

ADD	\$a0 , \$zero, \$s0	Mode:	Register
ADDI	\$a0, \$t2, <u>12</u>	Mode:	Immediate
ADDI	\$a0, \$zero , 12	Mode:	Register
LW	\$a0 , 5(\$a1)	Mode:	Register
SW	\$v0, <u>5(\$sp)</u>	Mode:	Base + Offset
JALR	\$at, \$ra	Mode:	Register
JALR	\$at , \$ra	Mode:	Register
BEQ	\$a0, \$a1, <u>label</u>	Mode:	PC Relative

Choose from these modes: Register, PC-relative, Base + Offset, Immediate

B. (3 points)

The following is the code to push the return address onto the stack: ADDI \$sp, \$sp, -1 SW \$ra, 0 (\$sp)

Answer the following questions about this machine?

- (i) The stack grows toward (circle one of the following)
- (ii) After executing the above two instructions the stack pointer points to the (circle one of the following)

b) Lower addresses c) Cannot be determined

- a) first free location on the stack
- b) the last used location on the stack
- c) Cannot be determined

a) Higher addresses


	Prism ID:
Name:	GTID#: 9
(iii) The machine is (ci	rcle one of the following)
a) Big endian	b) Little endian c) Cannot be determine
For each of the following	ure, we need a register to store a temporary result. g registers indicate whether it can be used for this e used, what has to be done before it is used.
(i) \$ra a) Cannot be used b) Can be used, but	t first we must save it first
(ii) \$s1 a) Cannot be used b) Can be used, but	t first we must save it first
(iii) \$v0 a) Cannot be used b) Can be used, but	t first we must
(iv) \$k0 a) Cannot be used b) Can be used, but	t first we must
(v) \$sp a) Cannot be used b) Can be used, but	t first we must

	PIISII ID.
Name:	GTID#: 9

Datapath and control

3. (19 points, 15 min)

You are given below a datapath similar to what we have discussed in class.



We are introducing a new instruction LWI that uses a register content as the address of the address of the operand (i.e., the register content is an "indirect address" to the operand). The syntax and semantics of the LWI instruction is as follows:

LWI Rx,
$$@(Ry)$$
; Rx \leftarrow MEM[MEM[Ry]];

The instruction format is as shown below:

31 28	27 24	23 20	19	0
OPCODE	Rx	Ry	unused	

Write the microcode sequence for the EXECUTE macro state of the LWI instruction (you don't need to write the fetch sequence for the instruction). For each microstate, show the datapath action (in register transfer format such as A \leftarrow Rx) along with the control signals you need to enable for the datapath action (such as DrREG).

Write your answer on the next page.

	Prism ID:
Name:	GTID#: 9

(additional workspace for 6)


	Prism ID:		
Name:	GTID#: 9		

Interrupts

- 4. (15 points, 10 mins)
- A. (5 points)

The following actions happen in the INT macro state of the processor (Select ALL that apply: +1 for correct choice; -1 for incorrect choice):

- (1) Current PC has to saved in some known place
- (2) The registers have to be saved in some known place
- (3) Interrupts have to be disabled
- (4) Interrupts have to be enabled
- (5) Acknowledge interrupt
- (6) Retrieve handler address from a known place and place it in PC
- (7) Change to user mode
- (8) Change to kernel mode
- (9) Retrieve mode bit from the system stack
- (10) Load PC from a general purpose register
- B. (5 points) An interrupt handler differs from a normal procedure in several important ways (fill in the blanks).
- (i) First, a normal procedure (i.e., the callee) that modifies registers \$s0, \$v0, and \$t3 must save $\underline{\$s0}$, while an interrupt handler that modifies the same registers must save all registers
- (ii) Second, the callee can return to the caller using the return address in $rac{ra}{}$, while the return address for an interrupt handler is in $rac{}$ \$k0
- (iii) Third, the starting address for a procedure is specified by the caller. On the other hand, the starting address for an interrupt handler is obtained from an area of memory called the Interrupt Vector Table.
- C. (5 points) This question pertain to the interrupt hardware. Circle the correct choices.



	Prism ID:
Name:	GTID#: 9

(i) When Device 1 wants to interrupt the processor, it signals its intent by asserting

- a) the INT line
- b) the INTA line
- c) the Address Bus
- d) the Data Bus
- (ii) The processor
 - a) Aborts
 - b) Completes
 - c) Saves
 - d) Restarts

the instruction it is currently executing, and then

- (iii) asserts the
 - a) the INT line
 - b) the INTA line
 - c) the Address Bus
 - d) the Data Bus
- (iv) When Device 1 sees this, it places a number (called the interrupt vector) on the
 - a) the INT line
 - b) the INTA line
 - c) the Address Bus
 - d) the Data Bus
- (iv) The processor gets this number, adds it to the base address of the interrupt vector table, and reads the contents of the memory at this address. The contents of the memory at this location is then
 - a) placed in the a0 register of the processor
 - b) placed in the k0 register of the processor
 - c) placed in the sp register of the processor
 - d) placed in the PC register of the processor

	Prism ID:
Name:	GTID#: 9

Performance

5. (18 points, 15 mins)

A. (8 points)

A processor with a clock frequency of 1GHZ (1,000,000,000 cycles per second) is running a program that has 2 billion instructions. Twenty percent of all instructions are branches, fifteen percent are loads, and ten percent are stores. A branch takes 6 cycles to execute, a load 8 cycles, a store 7 cycles, and all other instructions take 5 cycles. What is the execution time of the program?

B. (10 points)

An architect determines that he can reduce branch execution to 4 cycles with no change to the CPIs of the other instructions but with an increase in the clock cycle time of the processor. What is the maximum permissible increase in clock cycle time that will make this architectural change still worthwhile?

	Prism ID:
Name:	GTID#: 9

Pipelining

6. (15 points, 10 mins)

11.	ADD	KI,KI	,RJ
l ₂ :	ADD	R4,R4	,R2
l ₃ :	LW	R5,0(F	R1)
l ₄ :	LW	R6,0(I	R 5)
l ₅ :	ADD	R1,R5	•
		R2.R1	



Given the sequence of instructions I_1 through I_6 , show the passage of these instructions through the pipeline until all 6 instructions have been completed and retired from the pipeline. We have started you off by showing the state of the pipeline in the first three clock cycles. Assume that data forwarding is used whenever it is possible. Indicate each use of forwarding by drawing an arrow from the stage that supplies the forwarded value to the stage that it is forwarded to.

Cycle	IF	ID/RR	EX	MEM	WB
Number					
1	I ₁	-	-	-	-
2	I ₂	I ₁	-	-	-
3	I ₃	I ₂	I ₁		
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					

	Prism ID:
Name:	GTID#: 9
	

- 7. (15 points, 10 mins) (SHORT ANSWERS WE MEAN IT!!!!)
- A. What is the most important consideration in designing the stages of a pipelined processor?

B. Explain the difference between *latency* and *throughput* in the context of a pipelined processor implementation. What are the metrics used for each?

	Prism ID:
Name:	GTID#: 9

C. What gives the independence between the stages in the sandwich assembly line that is discussed in the book? Identify the corresponding entities in the instruction pipeline that give the same independence.

D. Explain the process by which the size and content of the pipeline registers are decided in the instruction pipeline.