Name:					_Kishore				_GT Number: gt																
					e y read			' nı	umbe	er :	in	the	gr	id	bel	OW	so	we	hav	re	some	C.	hance	of	
G																									
t																									
0	1	2	3	4	5	6	7	8	9	0	е	g													
0	1	2	3	4	5	6	7	8	9	0			='												
0	1	2	3	4	5	6	7	8	9	0															
0	1	2	3	4	5	6	7	8	9	0															
а	В	C	Ы	و	F	G	h	i	i	k	1	m	n	0	n	α	r	S	t.	11	V	W	x v	7.	٦

Problem	Points	Lost	Gained	Running Total	TA
1	1				
2	9				
3	10				
4	10				
5	15				
6	20				
7	10				
8	10				
9	15				
Total	100				

- You may ask for clarification but you are ultimately responsible for the answer you write on the paper.
- Illegible answers are wrong answers.
- Please look through the entire test before starting. WE MEAN IT!!!

### Good luck!

1. (1 point, 1 min) (circle one - you get a point regardless of your choice) The number of delegates needed to win the presidential primary:

(a) same for republican and democratic candidates, (b) different for republican and democratic candidates, (c) no idea, (d) I don't care about politics

Name:_	Kishore	GT Number: gt
--------	---------	---------------

### Processor design

```
2. (10 points, 10 mins)
```

Given the software convention for registers:

a0-a2: parameter passing

s0-s2: callee saves if need be
t0-t2: caller saves if need be


v0: return value
ra: return address
at: target address
sp: stack pointer

Recall that JAL instruction of LC-2200 has the following semantics:

The state of the stack is as shown below. To help you out, we have put down the action corresponding to step 6. Fill out the actions similarly for the other steps (who is responsible for the action caller/callee, and what is the action).

Your answer:

### STACK



- 6. Callee allocates space for any local variables on the stack
- Callee saves any s registers it plans to use in the procedure
- Caller saves the current return address before executing JAL.
- 3. Caller allocates space for additional return values beyond v0
- Caller places additional parameters beyond a0-a2 on the stack
- 1. Caller saves any t registers whose values it needs upon return


Name:	:Kishore	GT Number: gt
	oints, 5 mins) s an architecture provide a	a register called Program Counter (PC)?
Your ans	swer (need three valid rea	sons for full credit):
1)	Need to know where to re	turn to after a procedure call
2)	Need to know where to ju	mp to on branches and procedure calls
3)	Need to know where to reminderrupt	sume execution of a program after an
	points, 5 mins)(select the activation record of a pro	
<u>x</u>	is usually on the stack	
	is usually kept in process	sor registers
	is usually kept in a spec	ial hardware
	is usually allocated in the	ne heap space of the program
	is usually allocated in the	ne static (global) data space of the program
	all of the above	
	none of the above	
(b) A Fi	rame Pointer	
	is the same as a stack po	inter
<u>x</u>	is a fixed harness into the executing procedure	ne activation record for the currently
	is not a register at all	
	is implemented in memory	
	is used for parameter pass	sing during procedure call
	all of the above	
	none of the above	

Name:	Kishore	GT Number: gt
-------	---------	---------------

### Datapath elements

5. (15 points, 10 mins)

Shown below is a 16 element dual-ported register file (DPRF). Each register has 24 bits.  $A_{address}$  and  $B_{address}$  are the register addresses for reading the 24-bit register contents on to Ports A and B, respectively.  $C_{address}$  is the register address for writing  $Data_in$  into a chosen register in the register file. RegWrEn is the write enable control for writing into the register file.



Answer the following:


(a)	Data_in has	24	wires
(b)	Port A has	24_	wires
(c)	Port B has	24	wires
(d)	A <sub>address</sub> has _	<u>4</u>	wires
(e)	B <sub>address</sub> has _	<u>4</u>	wires
(f)	C <sub>address</sub> has _	<u>4</u>	wires
(~)	PeaWrFn had	1	wires

Name:	Kishore	GT Number: gt
-------	---------	---------------

### Control

6. (19 points, 15 min)

You are given below a datapath similar to what we have discussed in class.



We have decided to add a complex instruction ADDM to LC-2200. The semantics of this instruction is as follows:

ADDM Rx, 
$$(Ry)$$
;  $MEM[Ry] \leftarrow MEM[Ry] + Rx;$ 

The instruction format is as shown below:

31 28	27 24	23 20	19	0
OPCODE	Rx	Ry	UNUSED	

Write the sequence for implementing the ADDM (you need to write the sequence **ONLY** for the execution macro state of the instruction). For each microstate, show the datapath action (in register transfer format such as A  $\leftarrow$  Rx) along with the control signals you need to enable for the datapath action (such as DrREG).

Write your answer on the next page.

```
Name:____Kishore_____GT Number: gt_____
Addm1:
     Ry -> MAR
     Control signals needed:
          RegSel = 01
           DrREG
           LdMAR
Addm2:
     MEM[MAR] -> A
     Control signals needed:
           DrMEM
           LdA
Addm3:
     Rx -> B
     Control Signals needed:
           RegSel = 00
           DrREG
           LdB
Addm4: (NOTE: MAR already has the memory address pre-loaded from Addm1 state)
     A+B -> MEM[MAR]
     Control signals needed:
           func = 00
           DrALU
           WrMEM
```

Name:Kishore	GT Number: gt
<pre>Interrupts, exceptions, and traps 7. (10 points, 10 mins)</pre>	

(a) Fill the table below (-1 point for each incorrect choice) with an "X" under the column that applies for a given row.

	Asynchronous with processor execution	Synchronous with processor execution	Internal to the processor	External to the processor
Exception		X	X	
Trap		X	X	
Interrupt	X			X

(b) (no penalty for incorrect answer)

An example for exception: Divide by zero

An example for trap: System calls

An example for interrupt: Device I/O (example: keyboard)

Name: Kishore GT Number: gt
-----------------------------

#### Performance

8. (10 points, 10 mins)

Based on typical workloads, HAL engineers figured out the following dynamic instruction frequencies for the three types of instructions:

A - 40%

B - 20%

C - 20%

Two engineering teams independently design processors for the same instruction set and come out with the following designs:

Ma:				Mb:					
Cloc	k cycle time	= 1 ns		Clock	cycle	time	=	1.5	ns
Type	CPI			Type	CPI				
A	5			A	4				
В	3			В	2				
С	2			С	2				

(a) Which machine is faster?

Let  $E_a$  and  $E_b$  be the normalized execution times of Ma and Mb.

$$E_a = (N_A * CPI_A + N_B * CPI_B + N_C * CPI_C)_a * CYCLE-TIME_a$$
  
= (0.4 \* 5 + 0.2 \* 3 + 0.2 \* 2) \* 1 ns  
= 3 ns

$$E_b = (N_A * CPI_A + N_B * CPI_B + N_C * CPI_C)_b * CYCLE-TIME_b$$
  
=  $(0.4 * 4 + 0.2 * 2 + 0.2 * 2) * 1.5 ns$   
=  $2.4 * 1.5 ns$   
=  $3.6 ns$ 

Ma is faster than Mb

(b) what is the speedup of the faster machine over the slower machine

Speedup of Ma over Mb = execution time of Mb/execution time of Ma = 
$$3.6/3$$
 =  $1.2$ 

(c) what is the percentage improvement in the execution time of the faster machine over the slower machine?


```
Percentage improvement of Ma over Mb = (difference in execution time/execution time on Mb) * 100 = ((3.6-3)/3.6)* 100 = (0.6/3.6) * 100 = \frac{16.6\%}{10.6\%}
```

Name:	Kishore	GT Number: gt
-------	---------	---------------


### Pipelining

9. (15 points, 10 mins)

For the LC-2200 instruction set we are considering a pipelined processor design using a 5-stage pipeline as shown below



Assume the instruction going through the pipeline is LW Rx, Ry, offset; Rx <- MEM[Ry + signed offset]



Considering only the LW instruction, quantify the sizes of the various buffers between the stages of the above pipeline.

Your answer:

Size of FBUF (same as the size of an instruction in LC-2200) = 32 bits

### Size of DBUF:


Contents of DBUF

Opcode	Contents of Ry	Reg X specifier	Signed offset
4 bits	32 bits	4 bits	20 bits

(Note: it is OK if students show contents of Rz in DBUF as well) Size = 60 bits (92 bits if they show contents on Rz in DBUF)

#### Size of EBUF:

Contents of EBUF



Size = 40 bits

Name:GT			Number: gt	
Size of MBUF Conten	: ts of MI	BUF		
	Opcode	Data from Memory at (contents of Ry + signed offset)	Reg X specifier	
	4 bits	32 bits	4 bits	

Size = 40 bits