		Prism ID:		
Name:	Kishore	GTID#: 9		

Problem	Points	Lost	Gained	Running Total	TA
1	1 (0 min)				
2	15 (5 min)				
3	10 (5 min)				
4	21 (15 min)				
5	20 (10 min)				
6	15 (5 min)				
7	18 (10 min)				
Total	100 (50 min)				
8. Bonus Question	4				

- You may ask for clarification but you are ultimately responsible for the answer you write on the paper.
- Illegible answers are wrong answers.
- Please look through the entire test before starting. WE MEAN IT!!!

Good luck!

1. (1 point, 0 min) (select one)

This class meets from 11 to noon in

- The fish bowl
- Smith 245
- Klaus 1443
- CCB 16
- It meets?
- All lectures are on video, so no live lectures

		Prism ID:	
Name:	Kishore	GTID#: 9	

Processor design

- 2. (15 points, 5 mins) (circle the correct choice in each of the following)
- a) Saving and restoring of registers on a procedure call...
- (i) Is always done by the caller
- (ii) Is always done by the callee
- (iii) Is never done since hardware magically takes care of it
- (iv) Is done on a need basis partly by the caller and partly by the callee
- b) Local variables in a procedure....
- (i) Are usually allocated on the stack
- (ii) Are usually kept in processor registers
- (iii) Are usually kept in a special hardware
- (iv) Are usually allocated in the heap space of the program
- (v) Are usually allocated in the static (global) data space of the program
- c) Frame pointer...
- (i) Is another name for stack pointer
- (ii) Changes every time items are pushed and popped on the stack
- (iii) Changes every time local variables for a procedure are allocated on the stack
- (iv) Is a fixed harness into the activation record of a currently executing procedure
- d) An Instruction Set
- (i) Serves as a level of abstraction between software and hardware
- (ii) Provides the details of the machine implementation
- (iii) Deals with the datapath and control of the processor
- (iv) Is decided by the amount of silicon available in the processor
- e) Endianness of an architecture...
- (i) Is a key determinant of processor performance
- (ii) Is a key determinant of how the compiler lays out data structures in memory
- (iii) Matters if one declares a datatype of a particular precision and accesses it as another precision
- (iv) Signifies how many registers are available for use by the programmer

			Prism ID:
Name:	Kishore	ž	GTID#: 9
3. (5 min) register a0-a2	Given the followi	ng software	convention for programmer visible
v0: ra: at:	caller saves i return value return address target address stack pointer		
A. (8 point Which addre instruction	essing mode is use	d for the <u>u</u>	nderlined operand in each of these
ADDI	<u>\$v0</u> , \$t2, 12	Mode:	Register
ADDI	\$a0, \$zero, <u>1</u>	Mode:	Immediate
LW	\$t0, 8(\$sp)	Mode:	Base+offset
BEQ	\$a0, \$a1, <u>label</u>	Mode:	PC-relative
Choose :	from these modes:	Register, I	PC-relative, Base + Offset, Immediate
LW		g code to p	op a saved register from the stack:
The stack o	grows toward (circ	le the corr	ect choice)

Datapath and control

- 4. (15 min)
- A. (6 points) There are two next-state modifiers discussed in class. The T-bit allows a two-way microbranch from the current microstate. The M-bit allows a multi-way microbranch from the current microstate. This question pertains to when those bits are enabled in the implementation of the LC-2200 ISA.

a) Higher addresses b) Lower addresses c) Cannot be determined


- a) (circle the correct choice) The two-way modifier bit T is enabled
- (i) In the first microstate of the Fetch macrostate
- (ii) In the last microstate of the Fetch macrostate
- (iii) In the middle of BEQ macrostate after operand comparison
- (iv) In the first microstate of BEQ macrostate
- (v) Always

		PIISIII ID	
Name:	Kishore	GTID#: 9	

- b) (circle the correct choice) The multi-way modifier bit M is enabled
- (i) In the first microstate of the Fetch macrostate
- (ii) In the last microstate of the Fetch macrostate
- (iii) In the first microstate of every Execute macrostate
- (iv) During BEQ execution
- (v) Always

B. (15 points)

You are given below a datapath similar to what we have discussed in class.



We are introducing a new instruction: SUB. The syntax and semantics of the LWI instruction are as follows:

SUB Rx, Ry, Rz;
$$Rx \leftarrow Ry - Rz;$$

The instruction format is as shown below:



Write the microcode sequence for the EXECUTE macro state of the SUB instruction (you don't need to write the fetch sequence for the instruction). For each microstate, show the datapath action (in register transfer format such as A <- Rx) along with the control signals you need to enable for the datapath action (such as DrREG).

Name:		Prism ID:_ GTID#: 9_	
(SPACE FOR	ANSWER TO QUESTION 4.B		
SUB1:	Ry → A Control signals needed: RegSel = 01 DrREG LdA	} +5	
SUB2:	Rz → B Control signals needed: RegSel = 10 DrREG LdB	} +5	if register kter action not shown
SUB3:	A-B → Rx Control signals needed: func = 10 DrALU RegSel = 00 WrREG	} +5	

		Prism ID:	
Name:	Kishore	GTID#: 9	

Interrupts

- 5. (5 mins)
- A. (5 points)

The following actions happen in the INT macro state of the processor (Select ALL that apply: +1 for correct choice; -1 for incorrect choice).

(Note: There are exactly 5 correct choices)

- (1) Current PC has to be saved in some known place
- (2) The registers have to be saved in some known place
- (3) Interrupts have to be disabled
- (4) Interrupts have to be enabled
- (5) Acknowledge interrupt
- (6) Retrieve handler address from a known place and place it in PC
- (7) Change to user mode
- (8) Change to kernel mode
- (9) Retrieve mode bit from the system stack
- (10) Load PC from a general purpose register
- B. (10 points) (circle the correct choice)
- a) An interrupt handler saves/restores
- (i) Processor registers as in the convention for normal procedure calls
- (ii) All the processor registers
- (iii) None of the processor registers
- b) The stack used by an interrupt handler is
- (i) Always the system stack
- (ii) Always the user stack
- (iii) User or system stack depending on the mode (user/kernel) bit
- c) Upon executing an RTI instruction the processor always goes back to
- (i) user mode
- (ii) system mode
- (iii) mode prior to entering this interrupt handler
- d) The interrupt vector table
- (i) can be set up dynamically by any user program
- (ii) is set up at boot time by the operating system
- (iii) is contained in a ROM pre-set by the hardware
- e) The difference between an external device interrupt and an internal trap or exception is that
- (i) there is none
- (ii) the vector number for a trap/exception is internally generated by the processor
- (iii) the vector number for a trap/exception is provided by the user in one of the general-purpose registers
- (iv) the vector number put out by a device, changes each time it interrupts

		Prism ID:	
Name:	Kishore	GTID#: 9	

Performance

- 6. (10 mins)
- A. (10 points)

Consider the program shown below that consists of 1000 instructions.

```
I1:
I2:
..
..
..
I10:
I11: ADD
I12:
I13:
I14: COND BR I10
..
..
I1000:
```

The ADD instruction occurs exactly once in the program as shown. Instructions I10-I14 constitute a loop that gets executed 800 times. All other instructions execute exactly once.

a) What is the static frequency of the ADD instruction?

The memory footprint of the program is 1000 instructions. Out of these 1000 instructions, Add occurs exactly once.

Hence the static frequency of Add instruction = 1/1000 * 100 = 0.1%

—2 for minor error

—3 for major error

b) What is the dynamic frequency of the ADD instruction?

```
Total number of instructions executed
= loop execution + other instruction execution
= (800 * 5) + (1000-5) * 1
= 4995
```

Add is executed once every time the loop is executed. So, the number of Add instructions executed = 800 Dynamic frequency of Add instruction

- = (number of Add instructions executed/total number of instructions executed) * 100
- = (800 / (995+4000)) * 100 = <u>16%</u>

-1 for minor error

		PIISIII ID.	
Name:	Kishore	GTID#: 9	

B. (10 points)

A smart architect re-implements a given instruction-set architecture. She reduces the CPI for 60% of the instructions by 50%; the CPI for the remaining 40% of the instructions is unchanged. The clock cycle time for the processor is increased by 10%. How much faster is the new implementation compared to the original? Assume that the usage of all instructions are equally likely in determining the execution time of any program for the purposes of this problem.

Solution:

Name:Kishore	Prism ID: GTID#: 9	
Pipelining		
7. (10 mins)		
Α.		
Recall the format of the 32-bit CS 220	0 ISA is as follows: 31 2827 24 23 2019	43 0
 R-type instructions (add, nand) 	Opcode Reg X Reg Y Unused	Reg Z
	31 28 27 24 23 20 19	0
 I-type instructions (addi, lw, sw, beq) 	Opcode Reg X Reg Y Signed offso	et
	24 20 27 24 22 20 40	,

Opcode

Opcode

28

Reg Y

Unused

Considering the passage of all the instructions in LC-2200, we determined that the DBUF (the buffer between the ID/RR and EX stages of the pipeline) should have the following fields: Opcode, Rx Specifier, two operand fields A and B, an Immediate field, and a PC field

a) (6 points)

The width of each field in the DBUF is:

J-type instructions (jalr)

O-type instructions (halt)

Opcode	4	_ bits
Rx Specifier	4	_ bits
A field	32	bits
B field	32	bits
Immediate field	20	bits
PC field	32	bits

					Prism II	D:	
N	ame:	Kishor	e	(GTID#:	9	
b)	(6 points)						
	For each of the : be filled in each We have shown the (Note: NA indicatinstruction; Ri : contents)	n field o e first i tes a par	f DBUF during .nstruction as ticular field	an examis not number:	/RR stage nple. applicab ; [Ri] in	of the pipel le for this	ine. egister
	Instruction				BUF		
70. T		Opcode	Rx Specifier	A [D1	B	Immediate	PC
	OD Rx, Ry, Rz ALR Rx, Ry	JALR	Rx Rx	[Ry]	[Rz]	NA NA	NA PC
	EQ Rx, Ry, Offset		NA NA	[Ry]	[Rx]	IR19-0	PC
	****NOTE: OK if i		ields switched shown instead				
В.	(6 points) (Fill	in the b	olanks)				
a)	A non-pipelined processing (including, fetch				5 clocks	per instruct	ion
	The throughput or cycle.	the pro	cessor is	_1/5	instru	ctions per cl	ock
b)	A pipelined processinstruction incurrence fetch to complete	rs a late	ency of 5 cycle	es from			
	Assuming ideal coprocessor is					he throughput	of the
8.	(4 points) Bonus	Question	ı				
a)	Structural hazard limitation.	d is due	tohardwa	are and	datapath		
b)	Code sequence R1 <- R2 + R3 R4 <- R1 + R5 Represents a		RAW			data hazard	
c)	Code sequence R2 <- R1 + R3 R1 <- R4 + R5 Represents a		WAR_			data hazard	
d)	Code sequence R2 <- R1 + R3 R2 <- R4 + R5 Represents a		WAW			data hazard	