Lecture 01

Introduction to Processor Design (1)

Computer Architecture vs. Organization

Computer Architecture


Computer architecture describes the user's view of the computer.
The instruction set, visible registers, memory management table structure and exception handling modal are all part of the architecture.

Computer Organization

 Computer organization describes the user-invisible implementation of the architecture. The pipeline structure, transparent cache, tablewalking hardware and TLB are all aspects of the organization.


What is processor?


- □ A general-purpose processor is a finite-state automaton that executes instr. held in memory.
- □ The state of the system is defined by the values held in the memory locations together with the values held in certain registers within the processor itself.



Abstraction in hardware design

- A typical hierarchy of abstraction at the hardware level might be:
 - Transistors
 - Logic gates, memory cells, special circuits;
 - Single-bit adders, multiplexers, decoders, flip-flops;
 - Word-wide adders, multiplexers, decoders, registers, buses;
 - ALUs, barrel shifters, register banks, memory blocks;
 - Processor, cache and memory management organizations;
 - Processors, peripheral cells, cache memories, memory management units;
 - Integrated system chip;
 - Printed circuit boards;
 - Mobile telephones, PCs, engine controllers.





Logic symbol

A	В	Output
0	0	1
0	1	1
1	0	1
1	1	0

Truth table


MU0 – A simple processor

- A simple processor includes a few basic components:
 - A program counter (PC)
 - A single register called an accumulator (ACC)
 - An arithmetic-logic unit (ALU)
 - An instruction register (IR)
 - Instruction decode and control logic
- □ Manchester-designed machines are often referred to by the names MUn for 1 <= n <= 6, so this simple machine is known as MU0.

6

The MU0 instruction format

The MU0 instruction formant



- MU0 is a 16-bit machine with a 12-bit address space, so it can address up to 8Kbytes of memory arranged as 4096 individually addressable 16-bit locations.
- Instructions are 16 bits long, with a 4-bit operation code (or opcode) and a 12-bit address field (S).

The MU0 instruction Set

The MU0 instruction set

Instruction	Opcode	Effect
LDA S	0000	$ACC := mem_{16}[S]$
STOS	0001	$mem_{16}[S] := ACC$
ADD S	0010	$ACC := ACC + mem_{16}[S]$
SUB S	0011	$ACC := ACC - mem_{16}[S]$
JMPS	0100	PC := S
JGE S	0101	if $ACC \ge 0 PC := S$
JNE S	0110	if ACC!=0 PC:= S
STP	0111	stop

MU0 logic design

The datapath

 All the components carrying, storing or processing many bits in parallel will be considered part of the datapath, including the ACC, PC, ALU and IR. For these components we will use a register transfer level (RTL) design style based on registers, multiplexers, and so on.

The control logic

 Everything that does not fit comfortably into the datapath will be considered part of the control logic and will be design using a finite state machine (FSM) approach.


Datapath Design

- Each instruction takes exactly the number of clock cycles defined by the number of memory access is must make
 - The first four instructions each require two memory accesses.
 - The last four only require one cycle.
- Readers who might expect to see a dedicated PC incrementer in this datapath should note that all instructions that do not change the PC take two cycle, so the main ALU is available during one of these cycles to increment the PC.

Instruction	Opcode	Effect
LDA S	0000	ACC := mem ₁₆ [S]
STOS	0001	mem ₁₆ [S] := ACC
ADD S	0010	$ACC := ACC + mem_{16}[S]$
SUB S	0011	$ACC := ACC - mem_{16}[S]$
JMPS	0100	PC := S
JGE S	0101	if ACC >= 0 PC := S
JNE S	0110	if ACC!=0 PC:= S
STP	0111	stop


ychang@CS.NCHU

MU0 datapath example




Instruction	Opcode	Effect
LDA S	0000	ACC := mem ₁₆ [S]
STOS	0001	$mem_{16}[S] := ACC$
ADD S	0010	$ACC := ACC + mem_{16}[S]$
SUB S	0011	$ACC := ACC - mem_{16}[S]$
JMPS	0100	PC := S
JGE S	0101	if $ACC \ge 0 PC := S$
JNE S	0110	if ACC!=0 PC:= S
STP	0111	stop

MU0 datapath example (1)




Instruction	Opcode	Effect
LDA S	0000	ACC := mem ₁₆ [S]
STOS	0001	$mem_{16}[S] := ACC$
ADD S	0010	$ACC := ACC + mem_{16}[S]$
SUB S	0011	$ACC := ACC - mem_{16}[S]$
JMPS	0100	PC := S
JGE S	0101	if $ACC \ge 0 PC := S$
JNE S	0110	if ACC!=0 PC:= S
STP	0111	stop
ĺ		

MU0 datapath example (2)




Instruction	Opcode	Effect
LDA S	0000	ACC := mem ₁₆ [S]
STOS	0001	$mem_{16}[S] := ACC$
ADD S	0010	$ACC := ACC + mem_{16}[S]$
SUB S	0011	$ACC := ACC - mem_{16}[S]$
JMPS	0100	PC := S
JGE S	0101	if $ACC \ge 0 PC := S$
JNE S	0110	if ACC!=0 PC:= S
STP	0111	stop
1		

MU0 datapath example (3)




Instruction	Opcode	Effect
LDA S	0000	$ACC := mem_{16}[S]$
STOS	0001	$mem_{16}[S] := ACC$
ADD S	0010	$ACC := ACC + mem_{16}[S]$
SUB S	0011	$ACC := ACC - mem_{16}[S]$
JMPS	0100	PC := S
JGE S	0101	if $ACC \ge 0 PC := S$
JNE S	0110	if ACC!=0 PC:= S
STP	0111	stop

MU0 datapath example (4)




Instruction	Opcode	Effect
LDA S	0000	ACC := mem ₁₆ [S]
STOS	0001	$mem_{16}[S] := ACC$
ADD S	0010	$ACC := ACC + mem_{16}[S]$
SUB S	0011	$ACC := ACC - mem_{16}[S]$
JMPS	0100	PC := S
JGE S	0101	if $ACC \ge 0 PC := S$
JNE S	0110	if ACC!=0 PC:= S
STP	0111	stop

MU0 datapath example (5)




Instruction	Opcode	Effect
LDA S	0000	ACC := mem ₁₆ [S]
STOS	0001	$mem_{16}[S] := ACC$
ADD S	0010	$ACC := ACC + mem_{16}[S]$
SUB S	0011	$ACC := ACC - mem_{16}[S]$
JMPS	0100	PC := S
JGE S	0101	if $ACC \ge 0 PC := S$
JNE S	0110	if ACC!=0 PC:= S
STP	0111	stop

MU0 datapath example (6)



Instruction	Opcode	Effect
LDA S	0000	ACC := mem ₁₆ [S]
STOS	0001	$mem_{16}[S] := ACC$
ADD S	0010	$ACC := ACC + mem_{16}[S]$
SUB S	0011	$ACC := ACC - mem_{16}[S]$
JMPS	0100	PC := S
JGE S	0101	if $ACC \ge 0 PC := S$
JNE S	0110	if ACC!=0 PC:= S
STP	0111	stop
1		

MU0 datapath example (6)




Instruction	Opcode	Effect
LDA S	0000	$ACC := mem_{16}[S]$
STOS	0001	$mem_{16}[S] := ACC$
ADD S	0010	$ACC := ACC + mem_{16}[S]$
SUB S	0011	$ACC := ACC - mem_{16}[S]$
JMPS	0100	PC := S
JGE S	0101	if $ACC \ge 0 PC := S$
JNE S	0110	if ACC!=0 PC:= S
STP	0111	stop

Datapath Design


- Datapath operation: An instruction executes in two stages, possibly omitting the first of these;
 - Access the memory operand and perform the desired operation
 - Fetch the next instruction to be executed.
- We will design MU0 to start executing from address 000₁₆. There are several ways to achieve this, one of which is to use the reset signal to zero the ALU output and then clock this into the PC register.
- We assume that all the registers change state on the falling edge of the input clock, and where necessary have control signals to prevent them from changing on a particular clock edge. (PC_{ce}, PC change enable signal)


ychang@CS.NCHU

MU0 register transfer level organization



MU0 register transfer level organization





Control Logic

- The control logic simply has to decode the current instruction and generate the appropriate levels on the datapath control signals, using the control inputs from the datapath where necessary.
- □ The implementation requires only two states, 'fetch' and 'execute', and one bit of state (Ex/ft) is therefore sufficient.

<u>ychang@CS.NCHU</u>

MU0 control logic


Once the ALU function select codes have been assigned the table may be implemented as a PLA or translated into combinational logic using standard gates.

	In	puts								Oı	utput	ts			
	Opcod	le Ex	x/ft	ACC	15		Bs	el	PC	ce .	ACC	o e	MEM	rq E	x/ft
Instruc	tion	Rese	t	ACC	Z	As	el	ACC	ce	IRc	e	ALUf	S	RnV	V
Reset	XXXX	1	X	X	X	0	0	1	1	1	0	=0	1	1	0
LDA S	0000	0	0	X	X	1	1	1	0	0	0	= B	1	1	1
	0000	0	1	X	X	0	0	0	1	1	0	B+1	1	1	0
STO S	0001	0	0	X	X	1	X	0	0	0	1	X	1	0	1
	0001	0	1	X	X	0	0	0	1	1	0	B+1	1	1	0
ADD S	0010	0	0	X	X	1	1	1	0	0	0	A+B	1	1	1
	0010	0	1	X	X	0	0	0	1	1	0	B+1	1	1	0
SUB S	0011	0	0	X	X	1	1	1	0	0	0	A-B	1	1	1
	0011	0	1	X	X	0	0	0	1	1	0	B+1	1	1	0
JMP S	0100	0	X	X	X	1	0	0	1	1	0	B+1	1	1	0
JGE S	0101	0	X	X	0	1	0	0	1	1	0	B+1	1	1	0
	0101	0	X	X	1	0	0	0	1	1	0	B+1	1	1	0
JNE S	0110	0	X	0	X	1	0	0	1	1	0	B+1	1	1	0
	0110	0	X	1	X	0	0	0	1	1	0	B+1	1	1	0
STOP	0111	0	X	X	X	1	X	0	0	0	0	X	0	1	0

ychang@CS.NCHU 23

LDA S


	Inp	outs								Ou	ıtput	S			
	Opcode	e E	x/ft	ACC	15		Bse	el	PCc	e <i>A</i>	ACC	oe M	IEM	rq Ex	k/ft
Instruc	tion 1	Rese	t A	ACC	Z	As	el A	ACC	сe	IRce	•	ALUfs		RnV	V
LDA S	0000	0	O	X	X	1	1	1	0	0	0	$= \mathbf{B}$	1	1	1
	0000	O	1	X	X	0	O	0	1	1	0	B+1	1	1	O



100 LDA S101 ADD S102 STO S

LDA S (ex)


	Inp	outs								Ou	ıtput	ts			
	Opcode	e E :	x/ft	ACC	15		Bse	el	PCc	e A	ACC	oe M	IEM	rq Ex	c/ft
Instruc	tion 1	Rese	t A	ACC	Z	As	el A	ACC	сe	IRce	2	ALUfs		RnV	V
LDA S	0000	O	O	X	X	1	1	1	0	0	0	$= \mathbf{B}$	1	1	1
	0000	O	1	X	\mathbf{x}	0	O	0	1	1	O	B+1	1	1	O



100 LDA S101 ADD S102 STO S

LDA S (ft)


	Inj	outs								Ou	ıt p ut	S			
	Opcode	e E :	x/ft	ACC	15		Bse	21	PCc	e A	ACC	oe M	IEM	rq Ex	/ft
Instruc	tion 1	Rese	t A	ACC	Z	As	el A	ACC	сe	IRce		ALUfs		RnV	V
LDA S	0000	O	O	X	X	1	1	1	0	0	0	$= \mathbf{B}$	1	1	1
	0000	O	1	X	X	O	O	0	1	1	0	$\mathbf{B}+1$	1	1	0



100 LDAS101 ADDS102 STO S

STO S


	Inj	outs								Ou	ıt p ut	ts			
	Opcode	e E :	x/ft	ACC	15		$\mathbf{B}\mathbf{s}$	el	PCc	e A	ACC	oe M	IEM	rq Ex	/ft
Instruc	tion	Rese	t A	ACC	Z	As	el .	ACC	сe	IRce	•	ALUfs		RnV	V
STOS	0001	O	0	X	X	1	X	0	0	0	1	X	1	0	1
	0001	O	1	X	\mathbf{x}	0	0	O	1	1	0	B+1	1	1	0



ychang@CS.NCHU


STO S (ex)

	Inj	outs								Ou	tput	s			
	Opcode	e E	x/ft	ACC	15		Bse	e 1	PCc	e A	CC	oe N	1EM	rq Ex	/ft
Instruc	tion	Rese	et A	ACC	Z	Asc	el A	ACC	ce	IRce		ALUfs		RnV	<i>V</i>
STOS	0001	0	0	X	X	1	X	0	0	O	1	X	1	0	1
	0001	O	1	\mathbf{x}	X	0	O	O	1	1	0	B+1	1	1	O




STO S (ft)

	Inj	puts								Ou	tput	S			
	Op co de	e E	x/ft	ACC	15		Bse	el	PCc	e A	CC	oe N	MEM	rq Ex	/ft
Instruc	tion	Rese	t A	ACC:	Z	As	el A	ACC	ce	IRce		ALUfs		RnW	<i>V</i>
STOS	0001	0	0	X	X	1	X	0	0	O	1	X	1	0	1
	0001	O	1	X	X	O	O	O	1	1	O	B+1	1	1	0




ADD S

	Inj	outs								Oı	ıtput	t s			
	Opcode	e E :	x/ft	ACC	15		$\mathbf{B}\mathbf{s}$	el	PCo	e .	ACC	oe M	1EM	Irq Ex	/ft
Instruct	tion]	Rese	t A	ACC	Z	As	el .	ACC	ce	IRc	e	ALUfs		RnV	V
ADD S	0010	0	0	X	X	1	1	1	0	0	0	A+B	1	1	1
	0010	O	1	X	X	O	0	O	1	1	O	$\mathbf{B}+1$	1	1	O




ADD S (ex)

	Inj	outs								Out	t p ut	S			
	Op co de	e E	x/ft	ACC	15		Bs	el	PCc	e A	CC	o e	MEM	rq Ex	k/ft
Instruct	tion]	Rese	et A	ACC	Z	As	el .	ACC	ce	IRce		ALUf	S	RnV	V
ADD S	0010	0	0	X	X	1	1	1	0	O	0	A+B	1	1	1
	0010	O	1	X	X	0	O	O	1	1	0	B+1	1	1	O




SUB S


	In	puts								Οι	ıtpu	ts			
	Opcod	e E	x/ft	ACC	15		Bse	e l	PCo	e A	ACC	oe N	1EM	rq Ex	k/ft
Instruc	tion	Rese	t A	ACC	Z	$\mathbf{A}\mathbf{s}$	el 4	ACC	сe	IRce	•	ALUfs		RnV	V
SUB S	0011	0	0	X	X	1	1	1	0	0	0	A-B	1	1	1
	0011	O	1	\mathbf{x}	\mathbf{x}	0	O	O	1	1	0	B+1	1	1	0



JMP & JGE & JNE


	Inj	outs								Ou	tput	S			
	Opcode	e E :	x/ft	ACC	15		Bse	e l	PCo	e A	CC	oe N	1EM	rq Ex	c/ft
Instruc	tion	Rese	et 1	ACC	Z	As	el A	ACC	сe	IRce		ALUfs		RnV	V
JMP S	0100	0	X	X	X	1	0	0	1	1	0	B+1	1	1	0
JGE S	0101	O	\mathbf{x}	X	O	1	0	0	1	1	0	B+1	1	1	0
	0101	O	\mathbf{x}	X	1	0	0	0	1	1	0	B+1	1	1	0
JNE S	0110	0	X	0	X	1	0	O	1	1	0	B+1	1	1	0
	0110	O	\mathbf{x}	1	\mathbf{x}	0	0	O	1	1	0	B+1	1	1	0








	Inj	outs								Ou	tput	S			
	Opcode	e E	x/ft	ACC	15		Bse	1	PC	ce A	CC	oe M	EM	rq Ex	/ft
Instruct	tion	Rese	t .	ACC	Z	Asc	el A	ACC	сe	IRce		ALUfs		RnV	V
JMP S	0100	0	X	X	X	1	0	О	1	1	0	B+1	1	1	0



100 JMP 200 101 ADD S ... 200 STO S 201 SUB S





Inputs	Outputs
Opcode Ex/ft ACC15	Bsel PCce ACCoe MEMrq Ex/ft
Instruction Reset ACCz	Asel ACCce IRce ALUfs RnW
JMPS 0100 0 x x x	1 0 0 1 1 0 B+1 1 0



100 JMP 200 101 ADD S ... 200 STO S 201 SUB S JGE & JNE (taken)


	Inj	outs								Ou	tput	S			
	Opcode	e E :	x/ft	ACC	15		$\mathbf{B}\mathbf{s}\mathbf{\epsilon}$	e 1	PCc	e A	\mathbf{CC}	oe N	1EM	Irq Ex	c/ft
Instruc	tion]	Rese	t A	ACC	Z	As	el A	ACC	ce	IRce		ALUfs		RnV	<u>/</u>
JGE S	0101	0	X	X	0	1	0	0	1	1	0	B+1	1	1	O
	0101	O	X	X	1	0	O	O	1	1	O	B+1	1	1	0
JNE S	0110	O	X	O	X	1	O	O	1	1	O	B+1	1	1	0
	0110	0	X	1	X	0	0	0	1	1	O	B+1	1	1	O





JGE & JNE (not taken)

	Inj	outs								Ou	tput	t s			
	Opcode	e E :	x/ft	ACC	15		Bs	e l	PCo	ce A	CC	oe N	MEM	Irq Ex	c/ft
Instruc	tion]	Rese	t .	ACC	Z	As	el .	ACC	ce	IRce	!	ALUfs		RnV	<u>V</u>
JGE S	0101	0	X	X	0	1	O	O	1	1	O	B+1	1	1	O
	0101	0	X	X	1	0	0	O	1	1	0	B+1	1	1	O
JNE S	0110	0	X	O	X	1	0	O	1	1	0	B+1	1	1	O
	0110	O	\mathbf{x}	1	\mathbf{x}	0	0	0	1	1	0	B+1	1	1	0



ADD S
•
•
STO S
SUB S

ALU Design


- The MU0 ALU is a little more complex than the simple adder.
- From Table 1.2, there are five ALU functions, (A+B, A-B, B, B+1, 0), the last of which is only used while reset is active. Therefore the reset signal can control this function directly and the control logic need only generate a 2-bit function select code to choose between the other four.

- A+B: normal adder (carry-in is zero)
- A-B: implemented as A+B'+1, requiring invert B input and force carry-in to one.
- B: forcing the A input and the carry-in to zero
- B+1: forcing A to zero and the carry-in to one.

<u>ychang@CS.NCHU</u>

MU0 ALU logic for one bit

- Aen enables the A operand or force it to zero
- Binv controls whether or not the B operand is inverted.



ychang@CS.NCHU

39

MU0 extensions

- MU0 is a very simple processor and would not make a good target for a high-level language compiler, it serves to illustrate the basic principles of processor design. The design process used to develop the first ARM processors differed mainly in complexity and not in principle.
- To turn MU0 into a useful processor takes a lot of work. The following extensions seem most important:
 - Extending the address space.
 - Adding more addressing modes.
 - Allowing the PC to be saved to support a subroutine mechanism
 - Adding more registers, supporting interrupts, and so on...