

GR8-1 : 8-bit Home-Brew CPU

Architecture Overview

Edward Gonell

GR8-1 Notes

- Exploration of ideas.
 - Pipelining
 - Multiple Execution Units
 - ALU
 - Register Bank
 - Dual Issue Fetch
- Precursor to the actual goal, GR8-2.
 - Deeper pipeline
 - Instruction Buffer
 - More Execution Units
 - 2 x ALU
 - Larger Register Bank

GR8-I Dual Issue fetch and Decode



GR8-I fetch Unit


MAR₁₆

PC₁₆

*Latch₈


Decode

GR8-I fetch and Decode




GR8-I Variable length Instruction

- Up to 4 bytes long



GR8-1 Decode Unit




GR8-I Scheduler and Execution Units

Scheduler

EU_0

$GPR_{8 \times 8}$

GR8-1 Execution Units



GR8-I Topology

Fetch

Decode

Schedule

EU_0

$GPR_{8 \times 8}$

GR8-I Detailed Topology

