GR8-1: 8-bit Home-Brew CPU

Architecture Overview

Edward Gonell

GR8-I Notes

- Exploration of ideas.
 - Pipelining
 - Multiple Execution Units
 - ALU
 - Register Bank
 - Dual Issue Fetch
- Precursor to the actual goal, GR8-2.
 - Deeper pipeline
 - Instruction Buffer
 - More Execution Units
 - 2 x ALU
 - Larger Register Bank

GR8-I Dual Issue fetch and Decode

CLK Edge 2 x
Detect Trigger

GR8-I fetch Unit


 MAR_{16}

PC₁₆

*Latch

Decode

GR8-I fetch and Decode



GR8-1 Variable length Instruction

• Up to 4 bytes long

Instruction₈

Data/Address₈

Data/Address₈

Data/Address₈


Load

Register

OxBE

0xE7

GR8-I Decode Unit



GR8-1 Scheduler and Execution Units

Scheduler

EU₀

GPR_{8x8}

GR8-I Execution Units



GR8-I Topology

Decode Schedule EU₀ GPR_{8x8}

GR8-I Detailed Topology

