


Karnaugh Maps (K-map)

- Alternate representation of a truth table
- ➤ Red decimal = minterm value
- Note that A is the MSB for this minterm numbering
- \triangleright Adjacent squares have distance = 1
- Valuable tool for logic minimization
- ➤ Applies most Boolean theorems & postulates automatically (when procedure is followed)







Karnaugh Maps (K-map)

Alternate forms of 3-variable K-maps

➤ Note end-around adjacency

• Distance = 1

 $\overrightarrow{AB} \checkmark C$ • Note: A is MSB, C is LSB for minterm 00

01

 \prod


numbering

01 BC 00 ,

form i

10

form 2



K-mapping & Minimization Steps

Step 1: generate K-map

➤ Put a 1 in all specified minterms

➤ Put a 0 in all other boxes (optional)

Step 2: group all adjacent 1s without including any 0s

 \nearrow All groups (aka prime implicants) must be rectangular and contain a "power-of-2" number of 1s

• 1, 2, 4, 8, 16, 32, ...

> An essential group (aka essential prime implicant) contains at least 1 minterm not included in any other groups

• A given minterm may be included in multiple groups

Step 3: define product terms using variables common to all minterms in group

Step 4: sum all essential groups plus a minimal set of remaining groups to obtain a minimum SOP


K-map Minimization Example

- $Z=\Sigma_{A,B,C}(1,3,6,7)$
- > Recall SOP minterm implementation


since Is are already covered

Note: this group not needed

- 8 gates
- 27 gate I/O
- ➤ K-map results
 - 4 gates
- 11 gate I/O



essential prime implicants



١.	ŗ	(l	Row
\forall	\simeq	\supset	7	value
0	0	0	0	0
0	0	1	1	1
0	1	0	0	2
0	1	1	1	3
1	0	0	0	4
1	0	1	0	5
	1	0	1	9
_	<u> </u>	_	_	7

C. E. Stroud


K-map Minimization Goals

- Larger groups:
- ➤ Smaller product terms
- Fewer variables in common
- > Smaller AND gates
- In terms of number of inputs
- Fewer groups:
- ➤ Fewer product terms
- Fewer AND gates
- · Smaller OR gate
- ✓ In terms of number of inputs

- Alternate method:
- ✓ Group 0s
- Could produce fewer and/or smaller product terms
- ✓ Invert output
- Use NOR instead of OR gate

4-variable K-maps


- Note adjacency of 4 corners as well as sides
- Variable ordering for this minterm numbering: ABCD



C. E. Stroud


5-variable K-map

- Note adjacency between maps when overlayed
- ✓ distance=1
- Variable order for this minterm numbering:
- > A,B,C,D,E (A is MSB, E is LSB)



5-variable K-map


- Changing the variable used to separate maps changes minterm numbering
- Same variable order for this minterm numbering: ➤ A,B,C,D,E (A is MSB, E is LSB)



Combinational Logic Minimization

6-variable K-map





C. E. Stroud


- Sometimes input combinations are of no concern
- ➤ Because they may not exist
- Example: BCD uses only 10 of possible 16 input combinations
- > Since we "don't care" what the output, we can use these "don't care" conditions for logic minimization
- The output for a don't care condition can be either 0 or 1 ✓ WE DON'T CARE!!!
- Don't Care conditions denoted by:
- **∀** X, -, d, 2
- X is probably the most often used
- Can also be used to denote inputs
- \triangleright Example: ABC = 1X1 = AC

• B can be a 0 or a 1

Don't Care Conditions

- Truth Table
- K-map
- Minterm


$$> Z = \sum_{A,B,C} (1,3,6,7) + d(2)$$
 1 0 4 5 0 1



• Maxterm

$$> Z = \prod_{A,B,C} (0,4,5) + d(2)$$

• Notice Don't Cares are same for both minterm & maxterm




Circuit analysis:

G=3
$$G_{IO}$$
=8 (compared to G=4 & G_{IO} =11


w/o don't care)

Design Example

- Hexadecimal to 7-segment display decoder
- ➤ A common circuit in calculators
- \nearrow 7-segments (A-G) to represent digits (0-9 & A-F)
- A logic 1 turns on given segment




Create truth table from specification




C. E. Stroud


Generate K-maps & obtain logic equations



Combinational Logic Minimization

K-maps & logic equations for outputs C-G





C. E. Stroud

Combinational Logic Minimization

15

- Remaining steps to complete design:
- ➤ Draw logic diagram (sharing common gates)
- Analyze for optimization metirc: G, G_{IO} , G_{del} , P_{del}
- ✓ See next page for logic diagram & circuit analysis
- > Simulate circuit for design verification
- Debug & fix problems when output is incorrect
- ✓ Check truth table against K-map population
- Check K-map groups against logic equation product terms
- ✓ Check logic equations against schematic
- ➤ Optimize circuit for area and/or performance
- Use Boolean postulates & theorems
- Re-simulate & verify optimized design

