

ELE227 FUNDAMENTALS OF DIGITAL SYSTEM LABORATORY PRELIMINARY WORK-3

Stu	d	e	nt
<u> </u>	u	·	

Name: Egemen Can

Surname: Ayduğan


ID: 21728036

	1.)								
Circuit Diagram:									

VHDL Implementation

```
entity FullSubstractorByDecoder is
entity DECODER is
                                                       Port (x: in STD_LOGIC;
y: in STD_LOGIC;
z: in STD_LOGIC;
    Port ( A : in STD_LOGIC;
                B : in STD_LOGIC;
                C : in STD_LOGIC;
                                                               Dif : out STD LOGIC;
            D: out STD LOGIC VECTOR (7
                                                               Bor : out STD LOGIC);
downto 0));
                                                  end FullSubstractorByDecoder;
end DECODER;
                                                   architecture Behavioral of
architecture Behavioral of DECODER is
                                                  FullSubstractorByDecoder is
begin
                                                   component DECODER
D(0) \le (\text{not A}) \text{ and (not B) and (not C)};
                                                       D(1) \le (not A) and (not B) and C;
D(2) \le (\text{not A}) \text{ and } B \text{ and } (\text{not C});
D(3) \le (\text{not A}) \text{ and } B \text{ and } C;
                                                               D : out STD LOGIC VECTOR (7
D(4) \le A and (not B) and (not C);
                                                   downto 0));
D(5) \le A and (not B) and C;
                                                  end component;
D(6) \le A and B and (not C);
D(7) \le A \text{ and } B \text{ and } C;
                                                  signal T : STD LOGIC VECTOR (7 downto 0);
end Behavioral;
                                                  begin
                                                  Dec1 : DECODER port map(x, y, z, T(7 \text{ downto } 0));
                                                  Dif \leq T(1) or T(2) or T(4) or T(7);
                                                  Bor \leftarrow T(1) or T(2) or T(3) or T(7);
                                                   end Behavioral;
```


RLT Schematic:



TEST BENCH INPUT:

```
stim_proc: process
  begin
             x <='0';
             y <='0';
             z <='0';
      wait for 100 ns;
            x <='0';
             y <='0';
             z <='1';
      wait for 100 ns;
            x <='0';
             y <='1';
            z <= '0';
      wait for 100 ns;
             x <='0';
             y <='1';
             z <='1';
      wait for 100 ns;
            x <='1';
             y <='0';
             z <='0';
             wait for 100 ns;
             x <='1';
             y <='0';
             z <='1';
             wait for 100 ns;
             x <='1';
             y <='1';
             z <='0';
             wait for 100 ns;
             x <='1';
            y <='1';
             z <='1';
     wait;
   end process;
```

TEST BENCH RESULTS:



Circuit Diagram:

VHDL Implementation

```
entity FourXOneMux is
                                                       entity Fonkby4x1Mux is
                                                           Port ( x : in STD_LOGIC;
y : in STD_LOGIC;
z : in STD_LOGIC;
    Port ( I : in STD LOGIC VECTOR (3 downto
0);
            S : in STD_LOGIC_VECTOR (1 downto
0);
                                                                    F : out STD LOGIC);
            Y : out STD_LOGIC);
                                                       end Fonkby4x1Mux;
end FourXOneMux;
                                                       architecture Behavioral of Fonkby4x1Mux is
architecture Behavioral of FourXOneMux is
                                                       component FourXOneMux
begin
                                                           Port ( I : in STD_LOGIC_VECTOR (3 downto 0);
                                                                    S : in STD_LOGIC_VECTOR (1 downto 0);
Y \le ((\text{not } S(1)) \text{ and } (\text{not } S(0)) \text{ and } I(0)) \text{ or }
                                                                    Y : out STD LOGIC);
  ((not S(1)) and S(0) and I(1)) or
                                                       end component;
  (S(1) \text{ and } (\text{not } S(0)) \text{ and } I(2)) \text{ or }
                                                       signal T : STD LOGIC VECTOR (3 downto 0);
  (S(1) \text{ and } S(0) \text{ and } I(3));
                                                       signal K : STD LOGIC VECTOR (1 downto 0);
                                                       begin
end Behavioral;
                                                        T(0) <= '1';
                                                        T(1) <= z;
                                                        T(2) <= '1';
                                                        T(3) <= '0';
                                                        K(0) <= y;
                                                        K(1) \le x;
                                                       M1: FourXOneMux port map (T(3 downto 0), K(1
                                                       downto 0),F);
                                                       end Behavioral;
```

RLT Schematic:


Fonkby4x1 Mux:1 Four XOneM ux:1 and2b1 y_and0002_imp_Y_and00021 y_imp_Y1 and2b2 y_and0000_imp_Y_and00001 M1

Fonkby4x1Mux

TEST BENCH INPUT:

```
stim_proc: process
  begin
             x<='0';
             y<='0';
             z<='0';
     wait for 100 ns;
             x<='0';
             y<='0';
             z<='1';
      wait for 100 ns;
             x<='0';
             y<='1';
             z<='0';
      wait for 100 ns;
             x<='0';
             y<='1';
             z<='1';
     wait for 100 ns;
             x<='1';
             y<='0';
             z<='0';
      wait for 100 ns;
             x<='1';
             y<='0';
             z<='1';
      wait for 100 ns;
             x<='1';
             y<='1';
             z<='0';
     wait for 100 ns;
             x<='1';
             y<='1';
             z<='1';
     wait;
   end process;
```

TEST BENCH RESULTS:




3.)

Circuit Diagram:

VHDL Implementation:

```
entity COMP24 is
                                                   Port ( A : in STD_LOGIC_VECTOR (1
entity decoder24 is
                                                downto 0);
    Port ( A : in STD_LOGIC;
                                                           B : in STD_LOGIC_VECTOR (1
           B : in STD_LOGIC;
                                                downto 0);
           D : out STD_LOGIC_VECTOR (3
                                                           G : out STD LOGIC;
downto 0));
                                                           E : out STD LOGIC;
end decoder24;
                                                           L : out STD LOGIC);
                                               end COMP24;
architecture Behavioral of decoder24 is
                                                architecture Behavioral of COMP24 is
begin
                                               COMPONENT decoder24
D(0) \le (not A) \text{ and } (not B);
                                                   D(1) \le (not A) and B;
D(2) \le A and (not B);
                                                           D: out STD LOGIC VECTOR (3
D(3) \le A \text{ and } B;
                                                downto 0));
                                               end COMPONENT;
end Behavioral;
                                               signal T : STD LOGIC VECTOR (7 downto 0);
                                               begin
                                               D1 : decoder24 port map(A(0),B(0),T(3))
                                               downto 0));
                                               D2 : decoder24 port map(A(1),B(1),T(7))
                                               downto 4));
                                               G \leftarrow T(6) or ((T(7) \text{ or } T(4)) \text{ and } T(2));
                                               L \leq T(5) or ((T(7) \text{ or } T(4)) \text{ and } T(1));
                                               E \le (T(7) \text{ or } T(4)) \text{ and } (T(3) \text{ or } T(0));
                                               end Behavioral;
```


RLT Schematic:



TEST BENCH INPUT:

```
stim_proc: process
  begin
           A <= "00";
           B <= "00";
      wait for 100 ns;
            A <= "00";
           B <= "10";
      wait for 100 ns;
           A <= "00";
           B <= "11";
      wait for 100 ns;
           A <= "01";
           B <= "00";
      wait for 100 ns;
           A <= "01";
           B <= "01";
      wait for 100 ns;
           A <= "10";
           B <= "01";
      wait for 100 ns;
           A <= "10";
           B <= "10";
      wait for 100 ns;
           A <= "10";
           B <= "11";
      wait for 100 ns;
           A <= "11";
           B <= "10";
      wait for 100 ns;
           A <= "11";
           B <= "11";
     wait;
  end process;
```

TEST BENCH RESULTS:




Circuit Diagram:

VHDL Implementation

```
entity ShiftAdder is
                                                            entity Converter is
    Port ( A : in STD_LOGIC_VECTOR (3 downto
                                                                Port ( A : in STD_LOGIC_VECTOR (5 downto 0);
0);
                                                                         B : out STD LOGIC VECTOR (6 downto
             S : out STD LOGIC VECTOR (3 downto
                                                            0));
                                                            end Converter;
0));
end ShiftAdder;
                                                            architecture Behavioral of Converter is
architecture Behavioral of ShiftAdder is
                                                            component ShiftAdder
                                                                Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
begin
                                                                         S: out STD LOGIC VECTOR (3 downto
 S(0) \le ((\text{not } A(3)) \text{ and } (\text{not } A(2)) \text{ and } A(0)) \text{ or}
((not A(3)) and A(2) and A(1) and (not A(0)))or
                                                            end component;
                                                            signal T : STD_LOGIC_VECTOR (9 downto 0);
signal K : STD_LOGIC_VECTOR (3 downto 0);
(A(3) \text{ and } (\text{not } A(2)) \text{ and } (\text{not } A(1)) \text{ and } (\text{not } A(1))
A(0));
                                                            begin
                                                            K(3) \le '0';
 S(1) \le ((\text{not } A(3))) and (\text{not } A(2)) and
A(1)) or ((not A(3)) and A(1) and A(0)) or
                                                            K(2) \le A(5);
                                                            K(1) \le A(4);
(A(3) \text{ and } (\text{not } A(2)) \text{ and } (\text{not } A(1)) \text{ and } (\text{not } A(1))
                                                            K(0) \le A(3);
A(0));
                                                            B(6) \le T(9);
                                                            T(5) \le A(2);
S(2) \le (A(3)) and (not A(2)) and (not A(1)) and
A(0)) or ((not A(3)) and A(2) and (not A(1)) and
                                                            B(5) \le T(4);
(not A(0));
                                                            T(0) \le A(1);
                                                            SA1: ShiftAdder port map (K(3 downto 0), T(9
 S(3) \le ((not A(3)) and A(2) and A(0))or
                                                            downto 6));
 ((not A(3)) and A(2) and A(1)) or (A(3) and
                                                            SA2 : ShiftAdder port map (T(8 downto 5),T(4
(not A(2)) and (not A(1));
                                                            downto 1));
                                                            SA3 : ShiftAdder port map (T(3 downto 0),B(4
end Behavioral;
                                                            downto 1));
                                                            B(0) <= A(0);
                                                            end Behavioral;
```

RLT Schematic:



TEST BENCH INPUT:

```
stim_proc: process
  begin
           A <= "101010";
     wait for 100 ns;
           A <= "010101";
     wait for 100 ns;
           A <= "111111";
     wait for 100 ns;
           A <= "111110";
     wait for 100 ns;
           A <= "010110";
     wait for 100 ns;
           A <= "010001";
     wait for 100 ns;
           A <= "011011";
     wait for 100 ns;
           A <= "101101";
     wait;
  end process;
```

TEST BENCH RESULTS:

Name	Value	0 ns	200 ns	400 ns	600 ns	800 ns
▶ <table-of-contents> a[5:0]</table-of-contents>	101010	101010	X 010101 X 111111 X	111110 010110	010001 011011 \	101101
▶ ¾ b[6:0]	1000010	1000010	0100001 1100011	1100010 0100010	0010111 0100111	1000101