PRELIMINARY WORK 5

ECEMEN	CVM	AYDUGAN	_	21728036
LULIVILIA	CAIN	AIDUUAN	_	Z1/20030


1.A) Universal Shift Register

	1.A) Oniversal Shire Register
	Circuit Diagram
Ī	

VHDL Implementation:


```
entity UniversalShiftRegister is
                                              signal A : STD LOGIC VECTOR (3 downto
    Port ( I : in STD LOGIC VECTOR (3
                                              signal L : STD LOGIC VECTOR (3 downto
downto 0);
           S : in STD_LOGIC_VECTOR (1
                                              signal T : STD LOGIC VECTOR (3 downto
downto 0);
           MSB : in STD_LOGIC;
                                              0);
           LSB : in STD LOGIC;
           Clock : in STD_LOGIC;
                                             begin
           Reset : in STD_LOGIC;
                                             M3 : MUX port
           O : out STD_LOGIC_VECTOR (3
                                             map(I(3),A(2),MSB,A(3),S,L(3));
                                             M2 : MUX port
downto 0));
end UniversalShiftRegister;
                                             map(I(2),A(1),A(3),A(2),S,L(2));
                                             M1 : MUX port
architecture Behavioral of
                                             map(I(1),A(0),A(2),A(1),S,L(1));
UniversalShiftRegister is
                                             M0 : MUX port
                                             map(I(0), LSB, A(1), A(0), S, L(0));
component TFlipFlop
    Port ( T : in STD LOGIC;
                                             T(3) \le L(3) \times A(3);
           Reset : in STD_LOGIC;
                                             T(2) \le L(2) \times A(2);
           Clock : in STD_LOGIC;
                                             T(1) \le L(1) \text{ xor } A(1);
           Q : out STD_LOGIC;
                                             T(0) \le L(0) \times A(0);
           Qn : out STD LOGIC);
end component;
                                             FF3 : TFlipFlop port
                                             map(T(3), Reset, Clock, A(3));
component MUX
                                             FF2: TFlipFlop port
    Port ( I3 : in STD LOGIC;
                                             map(T(2), Reset, Clock, A(2));
               12 : in STD LOGIC;
                                             FF1: TFlipFlop port
               I1 : in STD LOGIC;
                                             map(T(1), Reset, Clock, A(1));
               I0 : in STD_LOGIC;
                                              FFO : TFlipFlop port
           S : in STD LOGIC VECTOR (1
                                             map(T(0), Reset, Clock, A(0));
downto 0);
           O : out STD LOGIC);
                                             O(3) \le A(3);
end component;
                                             O(2) \le A(2);
                                             O(1) \le A(1);
                                             O(0) \le A(0);
                                              end Behavioral;
```

RTL Schematic:



Test Bench Input:

```
signal I : std logic vector(3 downto 0)
                                                  stim proc: process
:= (others => '0');
                                                   begin
   signal S : std logic vector(1 downto
                                                     Reset <= '1';
0) := (others => '0');
                                                     wait for 100 ns;
                                                            I <= "1001";</pre>
   signal MSB : std logic := '0';
                                                             s <= "00";
   signal LSB : std_logic := '0';
   signal Clock : std logic := '0';
                                                             MSB <= '1';
   signal Reset : std logic := '1';
                                                             LSB <= '0';
                                                             Reset <= '0';
                                                             wait for 100 ns;
                                                             I <= "1001";</pre>
   signal O : std logic vector(3 downto
                                                             s <= "01";
0);
                                                             wait for 100 ns;
   constant Clock period : time := 100
                                                             I <= "1001";</pre>
                                                             s <= "10";
ns;
                                                             wait for 100 ns;
   Clock_process :process
                                                             I <= "1001";</pre>
                                                             s <= "11";
   begin
              Clock <= '0';
                                                             wait for 100 ns;
              wait for Clock_period/2;
                                                             I <= "1100";</pre>
                                                             s <= "00";
              Clock <= '1';
              wait for Clock_period/2;
                                                             wait for 100 ns;
                                                             I <= "1100";</pre>
   end process;
                                                             s <= "01";
                                                             wait for 100 ns;
                                                             I <= "1100";</pre>
                                                             s <= "10";
                                                             wait for 100 ns;
                                                             I <= "1100";</pre>
                                                             s <= "11";
                                                     wait;
                                                  end process;
```




1.B) UpDown Counter

Circuit Diagram


```
entity UpDownCounter is
    Port ( Up : in STD LOGIC;
           Down : in STD LOGIC;
           Clock : in STD_LOGIC;
           Reset : in STD LOGIC;
           O : out STD_LOGIC_VECTOR (3
downto 0));
end UpDownCounter;
architecture Behavioral of UpDownCounter
is
component DFlipFlop
    Port ( D : in STD LOGIC;
          Reset : in STD LOGIC;
          Clock: in STD LOGIC;
           Q : out STD LOGIC;
           Qn : out STD LOGIC);
end component;
signal A : STD_LOGIC_VECTOR (3 downto
0);
signal B : STD_LOGIC_VECTOR (3 downto
signal C : STD_LOGIC_VECTOR (6 downto
signal F : STD LOGIC VECTOR (3 downto
signal K : STD LOGIC VECTOR (3 downto
0);
begin
```

```
C(0) \le (not Up) and Down;
K(0) \le Up \text{ or } C(0);
F(0) \le K(0) \times A(0);
FF0 : DFlipFlop port map
(F(0), Reset, Clock, A(0), B(0));
C(1) \le C(0) \text{ and } B(0);
C(2) \le Up \text{ and } A(0);
K(1) \le C(1) \text{ or } C(2);
F(1) \le K(1) \times A(1);
FF1 : DFlipFlop port map
(F(1), Reset, Clock, A(1), B(1));
C(3) \le C(1) \text{ and } B(1);
C(4) \le C(2) \text{ and } A(1);
K(2) \le C(3) \text{ or } C(4);
F(2) \le K(2) \times A(2);
FF2 : DFlipFlop port map
(F(2), Reset, Clock, A(2), B(2));
C(5) \le C(3) \text{ and } B(2);
C(6) \le C(4) \text{ and } A(2);
K(3) \le C(5) \text{ or } C(6);
F(3) \le K(3) \times A(3);
FF3 : DFlipFlop port map
(F(3), Reset, Clock, A(3), B(3));
O(0) <= A(0);
O(1) <= A(1);
O(2) <= A(2);
O(3) <= A(3);
end Behavioral;
```



Test Bench Input:

```
signal Up : std_logic := '0';
                                             stim_proc: process
  signal Down : std logic := '0';
                                               begin
   signal Clock : std logic := '0';
                                                  Reset <= '1';
   signal Reset : std logic := '1';
                                                  wait for 100 ns;
                                                         Up <= '1';
                                                  Reset <= '0';
                                                  wait for 100 ns;
  signal O : std logic vector(3 downto
0);
                                                         Up <= '1';
                                                  wait for 100 ns;
                                                         Up <= '1';
   constant Clock_period : time := 100
                                                  wait for 100 ns;
                                                         Up <= '1';
ns;
                                                  wait for 100 ns;
   Clock_process :process
                                                         Up <= '0';
                                                         Down <= '1';
   begin
             Clock <= '0';
                                                  wait for 100 ns;
             wait for Clock_period/2;
                                                         Up <= '0';
             Clock <= '1';
                                                         Down <= '1';
             wait for Clock period/2;
                                                  wait for 100 ns;
                                                         Up <= '0';
   end process;
                                                         Down <= '1';
                                                  wait for 100 ns;
                                                         Up <= '0';
                                                         Down <= '1';
                                                  wait;
                                               end process;
```




1.C) Johnson Counter

Circuit Diagram


```
entity JohnsonCounter is
   O : out STD_LOGIC_VECTOR (3
downto 0));
end JohnsonCounter;
architecture Behavioral of
JohnsonCounter is
component TFlipFlop
   Port ( T : in STD_LOGIC;
          Reset : in STD_LOGIC;
Clock : in STD_LOGIC;
          Q : out STD_LOGIC;
          Qn : out STD_LOGIC);
end component;
signal A : STD LOGIC VECTOR (3 downto
signal B : STD_LOGIC_VECTOR (3 downto
signal C : STD_LOGIC_VECTOR (3 downto
0);
```

```
begin
C(0) \le B(3) \text{ xor } A(0);
FFO : TFlipFlop port
map(C(0), Reset, Clock, A(0), B(0));
C(1) \le A(1) \times A(0);
FF1 : TFlipFlop port
map(C(1),Reset,Clock,A(1),B(1));
C(2) \le A(2) \times A(1);
FF2 : TFlipFlop port
map(C(2), Reset, Clock, A(2), B(2));
C(3) \le A(3) \times A(2);
FF3 : TFlipFlop port
map(C(3), Reset, Clock, A(3), B(3));
O(0) \le A(3);
O(1) \le A(2);
O(2) \ll A(1);
O(3) \le A(0);
end Behavioral;
```



Test Bench Input:

```
signal Clock : std_logic := '0';
   signal Reset : std_logic := '1';
   signal 0 : std_logic_vector(3 downto 0);
   constant Clock_period : time := 100 ns;
 Clock process :process
   begin
             Clock <= '0';
             wait for Clock_period/2;
             Clock <= '1';
             wait for Clock period/2;
  end process;
   stim_proc: process
  begin
     Reset <= '1';
     wait for 100 ns;
     Reset <= '0';
     wait;
   end process;
END;
```



1.D) Asynchronous Binary Ripple Counter

Circuit Diagram

```
entity AsynchronousBRC is
  Port ( Clock : in STD_LOGIC;
          Reset : in STD_LOGIC;
          O : out STD LOGIC VECTOR (3
downto 0));
end AsynchronousBRC;
architecture Behavioral of
AsynchronousBRC is
component JKFlipFlop
   Port ( J : in STD_LOGIC;
          K : in STD_LOGIC;
          Reset : in STD_LOGIC;
          Clock: in STD LOGIC;
          Q : out STD LOGIC;
          Qn : out STD LOGIC);
end component;
signal A : STD_LOGIC_VECTOR (3 downto
signal B : STD_LOGIC_VECTOR (3 downto
0);
```

```
begin

FF0 : JKFlipFlop port map
  (B(0),A(0),Reset,Clock,A(0),B(0));


FF1 : JKFlipFlop port map
  (B(1),A(1),Reset,not A(0),A(1),B(1));

FF2 : JKFlipFlop port map
  (B(2),A(2),Reset,not A(1),A(2),B(2));

FF3 : JKFlipFlop port map
  (B(3),A(3),Reset,not A(2),A(3),B(3));

O(0) <= A(0);
  O(1) <= A(1);
  O(2) <= A(2);
  O(3) <= A(3);


end Behavioral;</pre>
```



AsynchronousBRC

Test Bench Input:

```
signal Clock : std logic := '0';
   signal Reset : std logic := '1';
   signal 0 : std_logic_vector(3 downto 0);
   constant Clock period : time := 100 ns;
   Clock_process :process
   begin
             Clock <= '0';
             wait for Clock period/2;
             Clock <= '1';
             wait for Clock_period/2;
   end process;
   stim_proc: process
   begin
     Reset <= '1';
      wait for 100 ns;
      Reset <= '0';
      wait;
   end process;
END;
```




2.) Binary Divider

Circuit Diagram

```
entity BinaryDivider is
   Port ( A : in STD_LOGIC_VECTOR (3
downto 0);
          B : in STD_LOGIC_VECTOR (3
downto 0);
                    SM: in STD LOGIC;
          Clock : in STD LOGIC;
          Reset : in STD LOGIC;
          Q : out STD_LOGIC_VECTOR (3
downto 0);
          R : out STD LOGIC VECTOR (3
downto 0));
end BinaryDivider;
architecture Behavioral of BinaryDivider
component UpDownCounter
   Port ( Up : in STD LOGIC;
          Down : in STD_LOGIC;
          Clock: in STD LOGIC;
          Reset : in STD LOGIC;
          O : out STD_LOGIC_VECTOR (3
downto 0));
end component;
```

```
component FourBitSubstractor
  Port ( A : in STD_LOGIC_VECTOR (3
downto 0);
          B : in STD_LOGIC_VECTOR (3
downto 0);
          S : out STD LOGIC VECTOR
(3 downto 0);
          C : out STD LOGIC);
end component;
component FourBitRegister
   Port ( I : in STD_LOGIC_VECTOR (3
downto 0);
             SE : in STD_LOGIC;
          L : in STD_LOGIC_VECTOR
(3 downto 0);
          Clock: in STD LOGIC;
          Reset : in STD LOGIC;
          O : out STD LOGIC VECTOR
(3 downto 0));
end component;
```


```
component FourBitComparator
                                             begin
   Port ( a : in STD LOGIC VECTOR (3
downto 0);
                                           COM : FourBitComparator port
           b : in STD LOGIC VECTOR (3
                                           map(RA,B,GR,EQ,LE);
downto 0);
                                           Cl <= (not LE) and Clock;
           g : out STD_LOGIC;
           e : out STD_LOGIC;
                                           COUN : UpDownCounter port
           1 : out STD LOGIC);
                                           map('1','0',Cl,Reset,Q);
end component;
                                           REG : FourBitRegister port
signal GR, EQ, LE : STD LOGIC;
                                           map(A,SM,QAB,Clock,Reset,RA);
signal RA : STD_LOGIC_VECTOR (3 downto
                                           SUBS : FourBitSubstractor port
signal QAB : STD LOGIC VECTOR (3 downto
                                           map(RA,B,QAB,x);
signal Cl : STD LOGIC ;
                                           R <= RA;
signal x : STD LOGIC ;
                                            end Behavioral;
```



Test Bench Input:

```
signal A : std logic vector(3 downto 0)
                                              stim proc: process
:= (others => \( \bar{10} \);
                                                 begin
  signal B : std logic vector(3 downto
0) := (others => (0);
                                                     A <= "1001";
   signal SM : std_logic := '0';
                                                    Reset <= '1';
   signal Clock : std_logic := '1';
signal Reset : std_logic := '1';
                                                    SM <= '1';
                                                    wait for 100 ns;
                                                    A <= "1001";
                                                     B <= "0010";
   signal Q : std_logic_vector(3 downto
                                                    Reset <= '0';
0);
   signal R : std logic vector(3 downto
                                                     wait for 100 ns;
0);
                                                     SM <= '0';
                                                     wait;
   constant Clock period : time := 100
                                                 end process;
ns;
                                              END;
   Clock_process :process
   begin
              Clock <= '0';
              wait for Clock period/2;
              Clock <= '1';
              wait for Clock_period/2;
   end process;
```


Test Bench Result:



4.A) Simple Binary Cell

Circuit Diagram


```
entity BinaryCell is
                                            signal S1 : STD LOGIC;
    Port ( I : in STD LOGIC;
                                            signal R1 : STD LOGIC;
           S : in STD LOGIC;
                                            signal Q1,Qn1 : STD_LOGIC;
           RW : in STD LOGIC;
           O : out STD_LOGIC);
                                            begin
                                            S1 \le I and (not RW) and S;
end BinaryCell;
                                            R1 \le (not I) and (not RW) and S;
architecture Behavioral of BinaryCell is
                                            LA : SRLatch port map(S1,R1,S,Q1,Qn1);
component SRLatch
    Port ( S : in STD_LOGIC;
                                            O \le S and Q1 and RW;
          R : in STD_LOGIC;
          E : in STD LOGIC;
                                            end Behavioral;
           Q : out STD LOGIC;
           Qn : out STD_LOGIC);
end component;
```



BinaryCell

Test Bench Input:


```
stim_proc: process
                                                      wait for 100 ns;
                                                             I <= '1';
   begin
                                                             S <= '1';
RW <= '1';
      I <= '0';</pre>
              S <= '1';
              RW <= '0';
                                                      wait for 100 ns;
      wait for 100 ns;
                                                             I <= '0';</pre>
                                                              S <= '0';
              I <= '1';
                                                             RW <= '0';
              S <= '0';
              RW <= '0';
                                                      wait for 100 ns;
                                                             I <= '1';
      wait for 100 ns;
                                                             S <= '1';
             I <= '1';
              S <= '1';
                                                             RW <= '1';
              RW <= '1';
                                                      wait;
      wait for 100 ns;
                                                   end process;
              I <= '1';
S <= '1';
                                               END;
              RW <= '0';
```



4.B) 4X4 RAM


Circuit Diagram

```
entity RAM is
    Port ( I : in STD LOGIC VECTOR (3
                                              begin
downto 0);
           AI : in STD_LOGIC_VECTOR (1
                                              DE : DECO port map(AI(1),AI(0),En,W);
downto 0);
           O : out STD LOGIC VECTOR (3
                                              BC0 : BinaryCell portmap(I(3),W(0),RW,T(0));
downto 0);
                                              BC1 : BinaryCell portmap(I(2),W(0),RW,T(1));
           En : in STD LOGIC;
                                              BC2 : BinaryCell portmap(I(1),W(0),RW,T(2));
           RW : in STD LOGIC);
                                              BC3 : BinaryCell portmap(I(0), W(0), RW, T(3));
end RAM;
                                              BC4 : BinaryCell portmap(I(3),W(1),RW,T(4));
architecture Behavioral of RAM is
                                              BC5 : BinaryCell portmap(I(2),W(1),RW,T(5));
                                              BC6 : BinaryCell portmap(I(1), W(1), RW, T(6));
                                              BC7 : BinaryCell portmap(I(0),W(1),RW,T(7));
component DECO
    Port ( A : in STD LOGIC;
                                              BC8 : BinaryCell portmap(I(3),W(2),RW,T(8));
           B : in STD_LOGIC;
           E : in STD LOGIC;
                                              BC9 : BinaryCell portmap(I(2),W(2),RW,T(9));
           D : out STD_LOGIC_VECTOR (3
                                              BC10 : BinaryCell port map(I(1),W(2),RW,T(10));
downto 0));
                                              BC11 : BinaryCell port map(I(0), W(2), RW, T(11));
end component;
                                              BC12 : BinaryCell port map(I(3),W(3),RW,T(12));
component BinaryCell
                                              BC13 : BinaryCell port map(I(2),W(3),RW,T(13));
    BC14 : BinaryCell port map(I(1),W(3),RW,T(14));
                                              BC15 : BinaryCell port map(I(0),W(3),RW,T(15));
           RW : in STD LOGIC;
           O : out STD LOGIC);
                                              O(3) \le T(0) \text{ or } T(4) \text{ or } T(8) \text{ or } T(12);
                                              O(2) \le T(1) \text{ or } T(5) \text{ or } T(9) \text{ or } T(13);
end component;
                                              O(1) \le T(2) \text{ or } T(6) \text{ or } T(10) \text{ or } T(14);
signal W :STD LOGIC VECTOR (3 downto 0);
                                              O(0) \le T(3) \text{ or } T(7) \text{ or } T(11) \text{ or } T(15);
signal T :STD LOGIC VECTOR (15 downto 0);
                                              end Behavioral;
```



Test Bench Input:

```
stim_proc: process
                                                   wait for 100 ns;
                                                          AI<= "11";
  begin
             I <="0000";</pre>
                                                   wait for 100 ns;
                                                          AI<= "10";
             AI <= "00";
             En <= '1';
                                                   wait for 100 ns;
             RW <= '0';
                                                          AI<= "00";
      wait for 100 ns;
                                                   wait for 100 ns;
             AI <= "01";
                                                          AI<= "01";
             I<="0001";</pre>
                                                   wait for 100 ns;
      wait for 100 ns;
                                                          AI<= "11";
             AI <= "10";
             <="0010";
                                                  wait;
      wait for 100 ns;
                                               end process;
             AI <= "11";
             I<="1001";</pre>
                                            END;
      wait for 100 ns;
             RW <= '1';
             AI<= "10";
      wait for 100 ns;
             AI<= "00";
      wait for 100 ns;
             AI<= "01";
```




5.) Circuit Diagram

VHDL Implementation:

```
entity ROM is
                                                         signal R : STD_LOGIC_VECTOR (7 downto 0);
    Port ( I : in STD LOGIC VECTOR (2 downto
0);
                                                         begin
            O : out STD LOGIC VECTOR (5 downto
0));
                                                         DEC : DECODER port map(I(2),I(1),I(0),R);
end ROM;
                                                         O(0) \le R(1) \text{ or } R(3) \text{ or } R(5) \text{ or } R(7);
architecture Behavioral of ROM is
                                                         0(1) <= '0';
                                                         O(2) \le R(2) \text{ or } R(6);
component DECODER
                                                         O(3) \le R(3) \text{ or } R(5);
    Port ( A : in STD LOGIC;
                                                         O(4) \le R(4) \text{ or } R(5) \text{ or } R(7);
                B : in STD_LOGIC;
                                                         O(5) \le R(6) \text{ or } R(7);
                C : in STD LOGIC;
            D : out STD LOGIC VECTOR (7 downto
                                                         end Behavioral;
0));
end component;
```

RTL Schematic:



Test Bench Inputs:

```
wait for 100 ns;
stim proc: process
                                                                  I <= "101";</pre>
   begin
       I <= "000";</pre>
                                                          wait for 100 ns;
       wait for 100 ns;
                                                                  I <= "110";
               I <= "001";</pre>
                                                          wait for 100 ns;
       wait for 100 ns;
                                                                  I <= "111";</pre>
               I <= "010";</pre>
       wait for 100 ns;
                                                          wait;
               I <= "011";</pre>
                                                      end process;
       wait for 100 ns;
               I <= "100";</pre>
                                                   END;
```

