Clock, counter/freq divider and FSM

sil

May 28, 2018

1 Clock

2 Counter/Frequency divider

2.1 50% DT

```
Counter upper limit:
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity clkDiv is
 port (
    c1k
           : in std_logic;
        : in std_logic;
                                      -- 5 MHz clock
    clk_out : out std_logic);
end entity clkDiv;
architecture behavorial of clkDiv is
  signal cnt : integer := 1;
  signal tmp : std_logic := '0';
begin -- architecture behavorial
  -- purpose: divide the clock
  -- type : sequential
  -- inputs : clk, rst
  -- outputs: clk_out
  process (clk, rst) is
  begin -- process
```

cha architecture behav

3 FSM