






- Introduction to FPGAs
- High Level Synthesis
- HLSinf accelerator
- HLSinf EDDL support
- Results
- Conclusion





#### **Introduction to FPGAs**

- Field Programmable Gate Array
  - First introduced by Xilinx in 1985
  - Two major makers: Xilinx (part of AMD) and Altera (owned by Intel)
  - Large array of configurable logic blocks (CLB) connected via programable interconnects











#### Introduction to FPGAs

- Hierarchical design
- Highly (evolving) heterogeneous system
  - DSPs, embedded cores, Al accelerators, real-time processors, ...










(b) Four embedded cores







#### **Introduction to FPGAs**

- With an FPGA you can implement any circuit design
  - From a simple logic gate to a highly complex processor
  - Is a white paper and pencil approach for architecture design and deployment
- But...
  - Highly complex system may demand high expertise level for full exploitation
  - Hardware description programming languages (VHDL, Verilog)
  - Complex design flow
    - Synthesis, place & route, timing closure, debugging complexity, ...
    - Design cycle time measured in hours/days
  - To the rescue we have High Level Synthesis





- (Xilinx) Vitis HLS tool
  - Allows C, C++, OpenCL functions to become hardwired onto the device logic fabric and RAM/DSP blocks
  - Automates most of the code modifications required to implement and optimize C/C++ code in programable logic
  - Achieves low latency and high throughput
  - Based on pragmas to let produce right interfaces, pipeline loops and functions
- Vitis HLS design flow
  - Compile, simulate, debug C/C++ algorithm
  - View reports to analyse and optimize the design
  - Synthesize the C algorithm into RTL design
  - Verify the RTL implementation using RTL co-simulation
  - Package the RTL implementation into a compiled object file (.xo)








- Benefits
  - Developing/Validating algorithms at C-level
  - C-simulation to validate the design (quick iterations)
  - Controlling the C-synthesis process using optimization pragmas
  - Creating multiple design solutions from the C source code and pragmas
  - Quickly recompile the C-source to target different platforms and hardware devices
- Stages
  - Scheduling
  - Binding
  - Control logic extraction





- Scheduling determines which operations occur during each cycle based on:
  - When an operation's dependence has been satisfied or is available
  - The length of the clock cycle
  - Time the operation takes to complete
  - Available resource allocation
  - User-specified optimization directives
- Binding assigns hardware resources to implement each scheduled operation
  - Initial binding
  - Target binding


```
int foo(char x, char a, char b, char c) {
  char y;
  y = x*a+b+c;
  return y;
}
```





- Control logic extraction
  - Operations inside a for-loop
  - Two of the arguments are arrays
  - Logic inside the for-loop three times
  - FSM created from the code (Co..C3)
  - Top-level function arguments become ports in the final RTL design
  - Arrays implemented as Block RAM (by default)

```
void foo(int in[3], char a, char b, char c, int out[3]) {
  int x,y;
  for(int i = 0; i < 3; i++) {
    x = in[i];
    y = a*x + b + c;
    out[i] = y;
  }
}</pre>
```









- Performance metrics example
  - Latency: 9 cycles to output all values
  - Initiation Interval (II): 10
    - It takes 10 cycles before the function can initiate a new set of input reads and start to process the next set of input data
  - Loop iteration latency
  - Loop Initiation interval
  - Loop latency


```
void foo(int in[3], char a, char b, char c, int out[3]) {
  int x,y;
  for(int i = 0; i < 3; i++) {
    x = in[i];
    y = a*x + b + c;
    out[i] = y;
  }
}</pre>
```






- Optimizing for Throughput
  - PIPELINE directive (or pragma)
    - Loop pipelining and function pipelining
  - UNROLL directive (or pragma)
    - Partial or completely unroll factor
    - Rolled loop (one multiplier)
    - Unrolled loop (four multipliers)












- Optimizing for Throughput
  - DATAFLOW directive (or pragma)
  - Exploiting Task Level Parallelism
  - Dataflow optimization creates an architecture of concurrent processes connected with channels
  - Added overhead
    - FIFO channels as BRAM
  - Each process goes at its own pace
  - Empty and Full Channels are blocking for Reading and writing, respectively
  - Applicable to a DAG (not simply chain of processes)

```
void top (a,b,c,d) {
...
func_A(a,b,il);
func_B(c,il,i2);
func_C(i2,d)

return d;
}
```










#### **HLSinf** accelerator

- Inference of complex neural network models on FPGA
- Open source: <a href="https://github.com/PEAK-UPV/HLSinf">https://github.com/PEAK-UPV/HLSinf</a>
- Written in HLS
- Dataflow model, pipelined loops, unrolled loops (maximum throughput)
- Input/Output channel parallelism (CPI/CPO)
- Data precision formats (FP32, AP\_FP<n>, APINT<n>)
- Multifunction support
  - Conv2D, ReLu, Pooling, Softplus, Tanh, TensorMult, TensorAdd, ...
- Conv types: Direct, Winograd-based, DepthWise Separable (DWS)
- Deterministic performance, Energy efficient (<30Watt Alveo U200)</li>
- Multidevice:
  - Xilinx Alveo U200, U280
  - Xilinx Kintex (MANGO prototype)
  - Intel Stratix 10 (DeepHealth board by PRODESIGN)












#### **HLSinf accelerator (read & write)**











# **HLSinf accelerator (transformations)**











# **HLSinf accelerator (compute)**







#### **HLSinf accelerator (dataflow)**




(streamed dataflow, fully pipelined, Initial Interval = 1)


Execution Time = L + (HxWx(I/CPI)x(O/CPO)) cycles Frequency = 300 MHz





# **HLSinf accelerator (scalability)**













# **HLSinf – EDDL support**

- OpenCL support to access any FPGA device
  - Hidden to the end user
- Model adaptation to HLSinf
  - Layer fusion
  - New EDDL layer for HLSinf (HLSinf)
- Tensor
  - Data format adaptations (Transformations)
  - Data precision conversions
    - FP->APINT, APINT->FP, ...
  - All data transformations implemented through a new automatic EDDL layer (Transform)
- Timing statistics & profiling





#### **HLSinf – EDDL example**



```
#include "eddl/apis/eddl.h"
using namespace eddl;
int main(int argc, char **argv) {
 download_hlsinf(1, 0);
 // Network
 layer in = Input({64, 256, 256});
 layer conv = Conv(in, 512, {3, 3}, {1,1}, "same", true);
 model net = Model({in}, {conv});
 build(net):
 // model for fpga
 model net fpga = toFPGA(net, 1, 0);
 Tensor *x = new Tensor({1, 64, 256, 256});
 x->fill rand uniform (10):
 // forward on FPGA
 reset_profile();
 forward(net_fpga, {x});
 // output for fpga
 summary(net_fpga);
 show profile();
 // forward on CPU
 reset_profile();
 forward(net, {x});
 // output for cpu
 summary(net);
 show_profile();
 Tensor *output = getOutput(net->lout[0]):
 Tensor *output_fpga = getOutput(net_fpga->lout[0]);
 if (output->allclose(output fpga, 1e-03, 1e-03)) printf("Outputs all close\n"); else printf("Outputs differ too much\n");
  return 0;
```

```
(base) jflich@peak6:~/git/use_case_pipeline/bin_lin$ ../deephealth_lin/eddl/build/bin/fpga_example1
Downloading hlsinf_v1.0.xclbin
Generating Random Table
CS with full memory setup
Building model
 HLSinf accelerator v1.0:
  Kernel configuration: FP32, CPIxCPO: 4x4, 2 kernels (hlsinf_v1.0.xclbin)
                       : Alveo U200 board
                     : CONV, CLIP, ReLU, SoftPlus, Tanh, Multiply Tensors, MaxPool, AvqPool, Batch Norm, Add Tensors, Upsize
  Dense layer support : No
Found Platform
Platform Name: Xilinx
INFO: Reading hlsinf v1.0.xclbin
Loading: 'hlsinf_v1.0.xclbin'
Kernel sucessfully created
Kernel sucessfully created
CS with full memory setup
Building model
model
                                        (64, 256, 256)
input2
transform 1
                (64, 256, 256)
                                        (64, 256, 256)
                                        (512, 256, 256)
                                                            297472
HLSinf (Conv)
                (64, 256, 256)
transform 2
                (512, 256, 256)
                                        (512, 256, 256)
Total params: 297472
Trainable params: 297472
Non-trainable params: 0
 | Profiling (model)
                                                                           731556 us , 731556.0000 us/call
  forward
                                                            1 calls,
 | Profiling (functions)
 transform
                                                                           233609 us , 116804.5000 us/call
                                                            2 calls,
  fpga_hlsinf
                                                            1 calls.
                                                                           479664 us . 479664.0000 us/call
  FPGA_READ
                                                            1 calls.
                                                                           116570 us , 116570.0000 us/call
 FPGA WRITE
                                                            3 calls.
                                                                            12630 us , 4210.0000 us/call
model
         (64, 256, 256)
                                 (64, 256, 256)
conv2d1
         (64, 256, 256)
                              ⇒ (512, 256, 256)
                                                      295424
Total params: 295424
Trainable params: 295424
Non-trainable params: 0
 | Profiling (model)
 forward
                                                            1 calls.
                                                                          1115867 us , 1115867.0000 us/call
  Profiling (functions)
 Conv2D
                                                            1 calls,
                                                                          1115862 us , 1115862.0000 us/call
Outputs all close
```

(base) jflich@peak6:~/git/use\_case\_pipeline/bin\_lin\$



#### **HLSinf – EDDL example**



input	(3, 224, 224)	=>	(3, 224, 224)	0
vgg0 conv0 fwd	(3, 224, 224)	=>	(64, 224, 224)	1792
vgg0 relu0 fwd	(64, 224, 224)	=>	(64, 224, 224)	0
/gg0_conv1_fwd	(64, 224, 224)	=>	(64, 224, 224)	36928
rgg0_relu1_fwd	(64, 224, 224)	=>	(64, 224, 224)	0
gg0 pool0 fwd	(64, 224, 224)	=>	(64, 112, 112)	0
rgg0 conv2 fwd	(64, 112, 112)	=>	(128, 112, 112)	73856
rgg0_relu2_fwd	(128, 112, 112)	=>	(128, 112, 112)	0
rgg0_conv3_fwd	(128, 112, 112)	=>	(128, 112, 112)	147584
gg0 relu3 fwd	(128, 112, 112)	=>	(128, 112, 112)	0
/gg0_pool1_fwd	(128, 112, 112)	=>	(128, 56, 56)	0
rgg0_conv4_fwd	(128, 56, 56)	=>	(256, 56, 56)	295168
rgg0_relu4_fwd	(256, 56, 56)	=>	(256, 56, 56)	0
rgg0_conv5_fwd	(256, 56, 56)	=>	(256, 56, 56)	590080
rgg0_relu5_fwd	(256, 56, 56)	=>	(256, 56, 56)	0
gg0 conv6 fwd	(256, 56, 56)	=>	(256, 56, 56)	590080
rgg0_relu6_fwd	(256, 56, 56)	=>	(256, 56, 56)	0
gg0_pool2_fwd	(256, 56, 56)	=>	(256, 28, 28)	0
rgg0_conv7_fwd	(256, 28, 28)	=>	(512, 28, 28)	1180160
rgg0_relu7_fwd	(512, 28, 28)	=>	(512, 28, 28)	0
gg0 conv8 fwd	(512, 28, 28)	=>	(512, 28, 28)	2359808
rgg0_relu8_fwd	(512, 28, 28)	=>	(512, 28, 28)	0
rgg0_conv9_fwd	(512, 28, 28)	=>	(512, 28, 28)	2359808
gg0 relu9 fwd	(512, 28, 28)	=>	(512, 28, 28)	0
gg0_pool3_fwd	(512, 28, 28)	=>	(512, 14, 14)	0
gg0 conv10 fwd	(512, 14, 14)	=>	(512, 14, 14)	2359808
gg0_relu10_fwd	(512, 14, 14)	=>	(512, 14, 14)	0
gg0 conv11 fwd	(512, 14, 14)	=>	(512, 14, 14)	2359808
gg0 relu11 fwd	(512, 14, 14)	=>	(512, 14, 14)	0
gg0_conv12_fwd	(512, 14, 14)	=>	(512, 14, 14)	2359808
gg0_relu12_fwd	(512, 14, 14)	=>	(512, 14, 14)	0
gg0_pool4_fwd	(512, 14, 14)	=>	(512, 7, 7)	0
latten 60	(512, 7, 7)	=>	(25088)	0
gg0 dense0 fwd	(25088)	=>	(4096)	102764544
gg0_dense0_relu_fwd	(4096)	=>	(4096)	0
gg0_dropout0_fwd	(4096)	=>	(4096)	0
gg0 dense1 fwd	(4096)	=>	(4096)	16781312
gg0 densel relu fwd	(4096)	=>	(4096)	0
gg0_dropout1_fwd	(4096)	=>	(4096)	ő
gg0_dense2_fwd	(4096)	=>	(1000)	4097000

model input1 (3, 224, 224) (3, 224, 224) transform 1 (3, 224, 224) (4, 224, 224) HLSinf (Conv + ReLu) (4, 224, 224) (64, 224, 224) 2624 (64, 224, 224) HLSinf (Conv + ReLu + MaxPool) (64, 112, 112) 37184 HLSinf (Conv + ReLu) (64, 112, 112) (128, 112, 112) 74368 HLSinf (Conv + ReLu + MaxPool) (128, 112, 112) 148096 (128, 56, 56) HLSinf (Conv + ReLu) (128, 56, 56) (256, 56, 56) 296192 HLSinf (Conv + ReLu) (256, 56, 56) (256, 56, 56) 591104 HLSinf (Conv + ReLu + MaxPool) (256, 56, 56) (256, 28, 28) 591104 HLSinf (Conv + ReLu) (512, 28, 28) (256, 28, 28) 1182208 HLSinf (Conv + ReLu) (512, 28, 28) (512, 28, 28) 2361856 HLSinf (Conv + ReLu + MaxPool) (512, 28, 28) (512, 14, 14) 2361856 HLSinf (Conv + ReLu) (512, 14, 14) (512, 14, 14) 2361856 HLSinf (Conv + ReLu) (512, 14, 14) (512, 14, 14) 2361856 HLSinf (Conv + ReLu + MaxPool) (512, 14, 14) (512, 7, 7) 2361856 (512, 7, 7) transform 2 (512, 7, 7)(512, 7, 7)(25088) reshape1 102764544 dense1 (25088)(4096)relu1 (4096)=> (4096)vgg0 dropout0 fwd (4096)(4096)=> (4096)(4096)16781312 dense2 => (4096)(4096)relu2 vgg0\_dropout1\_fwd (4096)(4096)(4096)(1000) dense3 4097000 Total params: 138375016

Total params: 138375016 Trainable params: 138375016 Non-trainable params: 0

Model\_fpga = toFPGA(model, 1, 0);





# Results




- Skin cancer classification
  - Full model (VGG16) FP32
  - Pruned (compressed) High Accuracy FP32
  - Pruned (compressed) High Compression Rate FP32
  - Quantized Weights (APINT<8>), Bias and Activations (APINT<32>)
- Skin cancer segmentation
  - Full model (SegNet) FP32
  - Pruned (compressed) FP32
- All models (FP32)
  - VGG16, VGG16 + BN, VGG19, VGG19 + BN, ResNet18, ResNet34, ResNet50, ResNet101, ResNet152, DenseNet121
- COVID19 (FP32)
  - DeepHealth use case, Kaggle use case (VGG16)
- All cases compared to high-end CPU with EDDL with HPC option enabled
- CPI=CPO=4 for FP32, CPI=CPO=8 for APINT



# F

#### Results (skin cancer classification)










#### Results (skin cancer classification)










# Results (skin cancer segmentation)












#### Results (classif. Vs segm.)





MULT (CPU); 0,25 SCALE (CPU); 4,51 Write (FPGA); 1,65 Fill Random (CPU); 0,45 Transform (CPU <-> Read (FPGA); 1,10 FPGA); 1,69 HLSinf (FPGA); 90,35


classification

segmentation



#### Results (all models)








# Results (COVID19)











#### **Conclusions**

- EDDL has been provisioned with FPGA support for inference processes
- FPGA use completely hidden to the end user
- Use of Open Source HLSinf accelerator
  - Customizable in size, data precission and functionality
  - Compression and Quantization support
  - Highly configurable
- Improves CPU inference time while achieving low power consumption profiles

