
Full Wave and Bridge Rectifier


Muhammad Adeel

M.Sc. Electronics (KU)


M.Phil. ISPA (KU)

The Center-Tapped Full-Wave Rectifier:






(a) During positive half-cycles, D_1 is forward-biased and D_2 is reverse-biased.




(b) During negative half-cycles, D_2 is forward-biased and D_1 is reverse-biased.

Muhammad Adeel

Effect of the Turns Ratio on the Output Voltage:




In order to obtain an output voltage with a peak equal to the input peak (less the diode drop), a step-up transformer with a turns ratio of n=2 must be used, as shown in Figure 2–16. In this case, the total secondary voltage (V_{sec}) is twice the primary voltage ($2V_{pri}$), so the voltage across each half of the secondary is equal to V_{pri} .



In any case, the output voltage of a center-tapped full-wave rectifier is always one-half of the total secondary voltage less the diode drop, no matter what the turns ratio.

$$V_{out} = \frac{V_{sec}}{2} - 0.7 \text{ V}$$

Peak Inverse Voltage Each diode in the full-wave rectifier is alternately forward-biased and then reverse-biased. The maximum reverse voltage that each diode must withstand is the peak secondary voltage $V_{p(sec)}$. This is shown in Figure 2–17 where D_2 is assumed to be reverse-biased and D_1 is assumed to be forward-biased to illustrate the concept.



PIV =
$$\left(\frac{V_{p(sec)}}{2} - 0.7 \text{ V}\right) - \left(-\frac{V_{p(sec)}}{2}\right) = \frac{V_{p(sec)}}{2} + \frac{V_{p(sec)}}{2} - 0.7 \text{ V}$$

= $V_{p(sec)} - 0.7 \text{ V}$


Since $V_{p(out)} = V_{p(sec)}/2 - 0.7$ V, then by multiplying each term by 2 and transposing,

$$V_{p(sec)} = 2V_{p(out)} + 1.4 \text{ V}$$


Therefore, by substitution, the peak inverse voltage across either diode in a full-wave centertapped rectifier is

$$PIV = 2V_{p(out)} + 0.7 V$$

The Bridge Full-Wave Rectifier:




(a) During the positive half-cycle of the input, D₁ and D₂ are forward-biased and conduct current. D₃ and D₄ are reverse-biased.




(b) During the negative half-cycle of the input, D_3 and D_4 are forward-biased and conduct current. D_1 and D_2 are reverse-biased.

Bridge Output Voltage:




(a) Ideal diodes



(b) Practical diodes (Diode drops included)

As you can see in Figure 2–21(b), two diodes are always in series with the load resistor during both the positive and negative half-cycles. If these diode drops are taken into account, the output voltage is

$$V_{p(out)} = V_{p(sec)} - 1.4 \text{ V}$$



Peak Inverse Voltage Let's assume that D_1 and D_2 are forward-biased and examine the reverse voltage across D_3 and D_4 . Visualizing D_1 and D_2 as shorts (ideal model), as in Figure 2–40(a), you can see that D_3 and D_4 have a peak inverse voltage equal to the peak secondary voltage. Since the output voltage is *ideally* equal to the secondary voltage,

$$PIV = V_{p(out)}$$

If the diode drops of the forward-biased diodes are included as shown in Figure 2–40(b), the peak inverse voltage across each reverse-biased diode in terms of $V_{p(out)}$ is

$$PIV = V_{p(out)} + 0.7 V$$

The PIV rating of the bridge diodes is less than that required for the center-tapped configuration. If the diode drop is neglected, the bridge rectifier requires diodes with half the PIV rating of those in a center-tapped rectifier for the same output voltage.