

# Computer Architecture (EE204)

---

**Instructor:** Dr. Hassan Jamil Syed  
**Year and Semester:** Fall 2019  
**Course Title:** Computer Architecture

**Email:** hassan.jamil@nu.edu.pk  
**Course code:** EE 204  
**Credits:** 3 hrs

## Course Objectives:

- Get a working knowledge of architecture of subsystems and the general principles that affect their performance
- Get knowledge about advanced architectural features that boost the performance of computers with pipelining and superscalar architecture
- Analyze the performance of systems and quantify the performance measurements
- Study the major trends towards parallelism with respect to a single processor and multicore architecture

## Course Status:

Core course for BS (CS)

## Pre-requisites:

Digital Logic Design, Computer Organization & Assembly Language

## Text book

Computer Architecture : A Quantitative Approach  
John L. Hennessy & David A. Patterson 6<sup>th</sup> Edition

## Reference Books

1. *Computer Organization & Design : The Hardware/ Software Interface*  
By Patterson & Hennessy
2. *Computer Organization and Architecture, Designing for Performance*  
by William Stallings, 9<sup>th</sup> Edition
3. *Computer Architecture and Organization* By
4. *Computer Architecture* By Morris Mano

## Grading Scheme

Term exams (1 and 2)	30%
Quizzes	8%
Assignments	7%
Project	5%
Final	50%

**Course Outline(Tentative):**

<b>Week</b>	<b>Lecture Topics</b>	<b>Chapter</b>
1	Introduction to Computer Architecture Computer Classes	<b>Ch1</b>
2	Performance Metrics of a System Measuring and Reporting Performance	<b>Ch1</b>
3	Amdahl Law, CPU Performance Equation Chapter related fallacies and pitfalls	<b>Ch1</b>
4	Principles of ISA, internal storage, Memory addressing, Addressing Modes, Control Flow instructions, role of Compilers, instruction set encoding, register allocation	<b>Appendix A</b>
5	MIPS architecture, Instruction usage, Chapter related fallacies and pitfalls	<b>Appendix A</b>
6	<b>Midterm 1</b> Pipelining Overview, basic concepts, limitations, Major hazards of pipelining, Internal forwarding	<b>Appendix C</b>
7	Control hazards, branch prediction schemes, static and dynamic branch prediction, implementation of simple MIPS pipeline	<b>Appendix C</b>
8	Exception in pipeline, precise exceptions, Floating-point pipeline	<b>Appendix C</b>
9	MIPS R4000 pipeline, superscalar and <b>VLIW</b> architecture, Chapter related fallacies and pitfalls	<b>Appendix C</b>
10	Instruction level parallelism, data and name dependence, loop unrolling,	<b>Ch3</b>
11	Dynamic Scheduling - Scoreboarding technique and Tomasulo's approach	<b>Ch3 &amp; App. C</b>
12	<b>Midterm II</b> Basics of Caches, Caches miss, hits & Organizations	<b>Appendix B</b>
13	Four memory hierarchy questions, Six basic cache optimizations, chapter related fallacies and pitfalls	<b>Appendix B</b>
14	Advanced cache optimizations, details of some advanced optimizations, Virtual memory, DRAM optimizations	<b>Ch2</b>
15	Simultaneous Multithreading (SMT), Multiprocessors Thread-level parallelism	<b>Ch 5</b>
16	Symmetric multiprocessors, UMA and NUMA architecture	<b>Ch 5</b>

**Office Timings**

Monday, Tuesday, Thursday      2:00 - 3:30 P.M

**Contact Information**

Email Address: hassan.jamil@nu.edu.pk

CS Block ,Room No. 16

Department of Computer Science, FAST NUCES, Karachi.