

Week 6 **Memory Management**

IN 1011 Operating Systems

Memory Management




- Background and Introduction
- Memory Abstraction
- Address Space
- Memory Management Unit
- Larger Processes: Virtual Memory, Swapping
- Paging
- Page Replacement

Memory Management



- Background and Introduction
- Memory Abstraction
- Address Space
- Memory Management Unit
- Larger Processes: Virtual Memory, Swapping
- Paging
- Page Replacement

Memory Wish List




-Private —Infinitely large


—Infinitely fast


-Non-volatile


–Inexpensive



Think of memory as of










Memory Hierarchy



- Programme must be brought (from disk) into memory and placed within a process for it to be run
- Main memory and registers are only storage CPU can access directly
- Register access in one CPU clock (or less)
- Main memory can take many cycles, causing a stall
- Cache sits between main memory and CPU registers







Principle of locality





- The principle of locality states that programs access a relatively small portion of their address space at any instant of time, (like a library's collection).
- There are two different types of locality:
 - Temporal locality (locality in time): If an item is referenced, it will tend to be referenced again soon
 - Spatial locality (locality in space): If an item is referenced, items whose addresses are close by will tend to be referenced soon. (books on the same shelf).


Taking Advantage of Locality





- Store **everything** somewhere where it is cheap although slow to access, e.g. a **disk**
- Copy recently accessed (and nearby) items from disk to smaller DRAM memory (Main memory)
- Copy more recently accessed (and nearby) items from DRAM to smaller SRAM memory (Cache memory attached to CPU)































































Logical vs. Physical Address Space



- The concept of a logical address space that is bound to a separate physical address space is central to proper memory management
 - Logical address generated by the CPU; also referred to as virtual address
 - Physical address address seen by the memory unit
 Logical and physical addresses are the same in compile-time
- and load-time address-binding schemes; logical (virtual) and physical addresses differ in execution-time address-binding scheme
- Logical address space is the set of all logical addresses generated by a program
- Physical address space is the set of all physical addresses generated by a program



Context Switching



- Remember that switching the CPU to another process requires performing a state save of the current process and a state restore of a different process.
- This task is known as a context switch. When a context switch occurs, the kernel saves the context of the old process in its PCB (Process control block) and loads the saved context of the new process scheduled to run.

Memory Management



- · Background and Introduction
- Memory Abstraction
- Address Space
- Memory Management Unit
- Larger Processes: Virtual Memory, Swapping
- Paging
- Page Replacement

Memory-Management Unit (мми)





- Hardware device that at run time maps virtual to physical address, there are many methods possible
- The user program deals with logical addresses; it never sees the real physical addresses
 - Execution-time binding occurs when reference is made to location in memory
 - Logical address bound to physical addresses

Memory-Management Unit (MMU)



- To start, consider simple scheme where the value in the relocation register is added to every address generated by a user process at the time it is sent to memory
 - Base register now called relocation register
- The value in the relocation register is added to every address generated by a user process at the time the address is sent to memory







Recall that the OS needs to prevent processes from accessing one another's memory using a system call for each memory access would be hopelessly slow the MMU needs to play a role


• Simple dynamic relocation does not provide memory protection


Protection


- Why?
- need to add a limit register











Memory Management




- Background and Introduction
- Memory Abstraction
- Address Space
- Memory Management Unit
- Larger Processes: Virtual Memory, Swapping
- Paging
- Page Replacement

Larger Processes...



- A process needs to be loaded in memory to be executed.
- If the physical memory is large enough, then things are ok.
- But if not ...



Swapping



- May not be enough physical memory to hold all current processes at the same time, but only one process is actually on the CPU at a time
- A process can be swapped temporarily out of memory to a backing store, and then brought back into memory for continued execution
- The largest part of swap time is disk read/write time; the total transfer time is proportional to the amount of memory swapped
- Modified versions of swapping are found on many systems (incl. UNIX, Linux, and Windows)


Swapping

Context Switch Time including Swapping



- · Bring in each entire process, run for a while, then putting it
- back on the disk. Idle processes are mostly stored on

running.




- If next processes to be put on CPU is not in memory, need to swap out a process and swap in target process
- · Context switch time can then be very high
- Exercise: For a process of 100MB swapping to hard disk with transfer rate of 50MB/sec, calculate:
 - Swap out time of ???? ms
 - Plus swap in of same sized process
 - Total context switch swapping component time of ?????

Swapping



CITY

- The largest part of swap time is disk read/write time. Less significant is latency.
- The total transfer time is proportional to the amount of memory swapped.
- If latency = 8µs, what is the total swapping time?



Slowdown factor



- Sometimes processes run as fast as possible, but not always ...
- Slowdown factor calculates the ratio of the slow case over the fast case:

$$Slowdown = \frac{t_{slow}}{t_{fast}}$$

Slowdown factor




• Exercise: Assume a process of 5 MB, which runs normally in 10 ms. The average time between context switching 50 µs, and 500 MB/s for transfer to from disk. Calculate the slowdown factor if the process needs to be swapped to/from disk (careful with the units).

$$Slowdown = \frac{t_{slow} = with swap}{t_{fast} = without swap}$$

Swapping



- Processes are created or swapped from disk. The location depends on the free locations of the memory.
- Major part of swap time is transfer time; total transfer time is directly proportional to the amount of memory



Swapping



- If a higher-priority process arrives and wants service, the memory manager can swap out the lower-priority process and then load and execute the higher-priority process.
- When the higher-priority process finishes, the lower-priority process can be swapped back. This variant of swapping is sometimes called Roll in - Roll out.











Swapping (Cont.)



- Does the swapped out process need to swap back in to same physical addresses?
- Depends on address binding method
 - Plus consider pending I/O to / from process memory











Context Switch Time including Swapping



- Can reduce if reduce size of memory swapped by knowing how much memory really being used
 - System calls to inform OS of memory use via request_memory() and release_memory()
- Standard swapping not used in modern operating systems
 - But modified version common
 - · Swap only when free memory extremely low

Context Switch Time and Swapping (Cont.)



- · Other constraints as well on swapping
 - Pending I/O can't swap out as I/O would occur to wrong process
 - Or always transfer I/O to kernel space, then to I/O device
 - · Known as double buffering, adds overhead

Swapping on Mobile Systems




- Not typically supported
- Flash memory based
 - Small amount of space
 - Limited number of write cycles
 - Poor throughput between flash memory and CPU on mobile
- Instead use other methods to free memory if low
 - iOS asks apps to voluntarily relinquish allocated memory Read-only data thrown out and reloaded from flash if needed
 - Failure to free can result in termination
 - Android terminates apps if low free memory, but first writes application state to flash for fast restart
 - Both OSes support paging as discussed below


Contiguous Allocation





- · Main memory must support both OS and user processes
- · Limited resource, must allocate efficiently
- Contiguous allocation is one early method
- Main memory usually into two partitions:
 - Resident operating system, usually held in low memory with interrupt vector
 - User processes then held in high memory
 - Each process contained in single contiguous section of memory

















Fragmentation



- External Fragmentation total memory space exists to satisfy a request, but it is not contiguous
- Internal Fragmentation allocated memory may be slightly larger than requested memory; this size difference is memory internal to a partition, but not being used
- First fit analysis reveals that given *N* blocks allocated, 0.5 *N* blocks lost to fragmentation
 - 1/3 may be unusable -> 50-percent rule

Fragmentation (Cont.)



- Reduce external fragmentation by compaction
 - Shuffle memory contents to place all free memory together in one large block
 - Compaction is possible *only* if relocation is dynamic, and is done at execution time
- Now consider that backing store has same fragmentation problems

Memory Management



- Background and Introduction
- Memory Abstraction
- Address Space
- Memory Management Unit
- · Larger Processes: Virtual Memory, Swapping
- Paging
- Page Replacement

Paging or Paged Memory



 In a modern system, virtual memory is managed in chunks of contiguous addresses known as pages (virtual memory) or frames (in physical memory)



- Each page of virtual memory is mapped to a same-sized frame of contiguous physical memory
- Page sizes typically range between 4 kB and 4 MB
- –Standard Linux page size is 4 kB (4096 bytes)

Paging or Paged Memory



- Divide physical memory into fixed-sized blocks called frames
- Size is power of 2, between 512 bytes and 16 Mbytes.
- Question: how many frames can be pointed to with a page of 4 bytes?
- How much physical memory would that comprise if each frame would be 4 kB?

Paging or Paged Memory




- Divide physical memory into fixed-sized blocks called frames
 - Size is power of 2, between 512 bytes and 16 Mbytes
- Divide logical memory into blocks of same size called pages
- To run a program of size N pages, need to find N free frames and load program

Paging or Paged Memory



- · Keep track of all free frames
- Set up a page table to translate logical to physical addresses
- External Fragmentation > no
- Internal Fragmentation > yes
- Small page sizes seem desirable. However, overhead is involved in each page-table entry, and this overhead is reduced as the size of the pages increases.



Address Translation Scheme



- Address generated by CPU is divided into:
 - Page number (p) used as an index into a page table which contains base address of each page in physical memory
 - Page offset (d) combined with base address to define the physical memory address that is sent to the memory unit

page number page offset


P d


m - n n


bits bits

– For given logical address space 2^m and page size 2^n

Address Translation Scheme • Address generated by CPU is divided into: - Page number (p) - Page offset (d) page number page offset p d m - n bits bits







"Impossibly" large Virtual Memory





- The virtual memory address space for a process can be bigger than the total amount of physical memory
 - Possible because the mapping is dynamic
 - Scenario 1: process never actually uses all of the virtual memory it owns (some pages never need to be mapped at all)
 - Scenario 2: process uses different parts of its virtual address space at different times. The OS can "page out" (copy to disk) frames not currently in use and remap new pages to those frames


Demand Paging



- Bring a page into memory ("page in") only when it is needed
 - Page is needed -> process tries to access an address in that page
 - illegal reference (virtual address not allocated to process) -> abort
 - not-in-memory ("page-fault") -> bring to memory
- A pager is a lazy swapper never swaps a page into memory unless the page is used (demanded)







Structure of a Page Table Entry

- CITY
- Present/absent (valid/invalid) if 1 can be accessed, if 0 is not available.
- Protection: kind of access permitted (read, write, read/write).
- Modified, Referenced, keep track of the page usage, when modified is called "dirty"
- Caching, sometimes it is important to recall from devices (I/O) and not just a cached value.



Page Fault



- A page-fault occurs if the requested entry in the page table is marked 0,i (invalid)
 - Causes a trap (interrupt)
- OS (interrupt handler) checks page number:
 - If illegal (outside process address space) abort (protection violation)
 - Otherwise (legal but not currently in memory):
 - 1. Get empty frame
 - 2. Swap page into frame
 - 3. Change validation bit from i to v
 - 4. Restart the instruction that caused the page-fault

Steps in Page Fault page is on page is o

Performance of Demand Paging



- Page-Fault Rate 0
 - if p = 0 no page-faults
 - if p = 1, every memory reference causes a page-fault
- Effective Access Time (EAT)
 - the *average* time taken to service a memory reference
 - if there were never any page-faults (p = 0) this would just be the base hardware memory access time (actual RAM access time)
- When a page-fault happens, the following extra time is spent:
 - time taken to execute page-fault trap + time taken to swap pages in and out from disk + time taken to return from trap and restart the process which made the memory reference
- We call this combined extra time the page-fault service time

Effective Access Time Exercise



- Suppose base memory access time = 100 ns and average page-fault service time = 1 ms
- Suppose one memory reference in every 1000 results in a page-fault (so p = 1/1000)
- Estimate the EAT
- What is the slowdown factor?

Effective Access Time Exercise



- Let p be the page-fault rate $(0 \le p \le 1)$
- Let a be the hardware memory access time
- Let S be the page-fault service time

EAT = (1-p)a + p(a + S) =

EAT = a - pa + pa + pS

EAT = a + pS

Calculate EAT.

Effective Access Time



- Adding RAM tends to decrease p
- Adding processes tends to increase p
- Increasing disk speed tends to decrease S

Translation Look-aside Buffer



- Page tables are generally too large to be implemented in registers so have to be stored in main memory
- This adds an extra memory lookup to each memory access
- To reduce this overhead, MMU uses a page table cache called the Translation Lookaside Buffer (TLB)



table
Operating
System


Structure of the Page Table



- Memory structures for paging can get huge using straight-forward methods
 - Consider a 32-bit logical address space as on modern computers
 - Page size of 4 KB (212)
 - Page table would have 1 million entries (2 32 / 2 12)
 - If each entry is 4 bytes -> 4 MB of physical address space / memory for page table alone
 - That amount of memory used to cost a lot
 Don't want to allocate that contiguously in main memory
- Hierarchical Paging
- Hashed Page Tables
- Inverted Page Tables

Hierarchical Page Tables

- Break up the logical address space into multiple page tables
- A simple technique is a two-level page table




Hierarchical Paging Example



- A logical address (on 32-bit machine with 1K page size) is divided into:
 - a page number consisting of 22 bits
 - a page offset consisting of 10 bits
- Since the page table is paged, the page number is further divided into:
 - a 12-bit page number
 - a 10-bit page offset
- Thus, a logical address is as follows:

page nu	mber	page offset
<i>p</i> ₁	P ₂	d

10



Two-Level Paging Example



- p₁ is an index into the outer page table, and p₂ is the displacement within the page of the inner page table (forward-mapped page table)
- It could be extended to three-levels:

	offset	inner page	outer page
d		p_2	p_1
	12	10	42
offset	inner page	outer page	2nd outer page
d	<i>p</i> ₃	p_2	p_1
12	10	10	32

Memory Management



- Background and Introduction
- Memory Abstraction
- Address Space
- Memory Management Unit
- Larger Processes: Virtual Memory, Swapping
- Paging
- Page Replacement

Page replacement



- Suppose we need to bring a page into memory but there is no free frame
- Page replacement: find some page which is in memory, but not currently being used, and swap it out
- Page replacement algorithms decide which memory pages to swap out when a page of memory needs to be allocated.

Page replacement



- Page-fault service routine is modified to include page replacement
- Use modify (dirty) bit to reduce overhead of page transfers – only modified pages are written to disk
- Page replacement completes the separation between logical memory and physical memory: large virtual memory can be provided on a smaller physical memory

Basic Page Replacement



- 1. Find the location of the desired page on disk $% \left\{ 1,2,\ldots ,n\right\}$
- 2. Find a free frame:
 - If there is a free frame, use it
 - If there is no free frame, use a page replacement algorithm to select a victim frame
 - Write victim frame to disk if dirty (i.e. has been modified)
- 3. Bring the desired page into the (newly) free frame; update the page and frame tables
- 4. Continue the process by restarting the instruction that caused the trap

Note now potentially 2 page transfers for page fault – increasing EAT

Page Replacement Trame valid-invalid bit victim page lable for new page lable for new page in physical memory

Page and Frame Replacement Algorithms





- How many frames to give each process
- Which frames to replace
- Page-replacement algorithm
 - Want lowest page-fault rate on both first access and re-access
- Evaluate algorithm by running it on a particular string of memory references (reference string) and computing the number of page faults on that string
 - String is just page numbers, not full addresses
 - Repeated access to the same page does not cause a page fault
 - Results depend on number of frames available

Many Page Replacement Algorithms



- First-in, first-out (FIFO) algorithm
- Optimal algorithm
- Second-chance algorithm
- Clock Algorithm
- Least recently used (LRU) algorithm
- and many more


First-In-First-Out (FIFO) Algorithm



· Order of pages:

7,0,1,2,0,3,0,4,2,3,0,3,0,3,2,1,2,0,1,7,0,1

3 frames (3 pages can be in memory at a time per process)




First-In-First-Out (FIFO) Algorithm



· Order of pages:

7,0,1,2,0,3,0,4,2,3,0,3,0,3,2,1,2,0,1,7,0,1


4 frames (4 pages can be in memory at a time per process)





Number of Frames CITY State of the state o


number of frames


Graph of Page Faults Versus The

















LRU Approximation Algorithms



- LRU needs special hardware and still slow
- Reference bit
 - With each page associate a bit, initially = 0
 - When page is referenced bit set to 1
 - Replace any with reference bit = 0 (if one exists)
 - · We do not know the order, however
- Second-chance algorithm
- Generally FIFO, plus hardware-provided reference bit
- **Clock** replacement
- If page to be replaced has
 Reference bit = 0 -> replace it

 - reference bit = 1 then:
 - set reference bit 0, leave page in memory
 - replace next page, subject to same rules

Allocation of Frames





- Each process needs minimum number of pages
- Example: IBM 370 6 pages to handle SS MOVE instruction:
 - instruction is 6 bytes, might span 2 pages
 - 2 pages to handle from
 - 2 pages to handle to
- Two major allocation schemes
 - fixed allocation
 - priority allocation


Thrashing




- If a process does not have "enough" pages, the page-fault rate is very high
 - Page fault to get page
 - Replace existing frame
 - But quickly need replaced frame back
 - This leads to Low CPU utilization
- Thrashing = a process is busy swapping pages in and out









Memory Management



- Background and Introduction
- Memory Abstraction
- Address Space
- Memory Management Unit
- Larger Processes: Virtual Memory, Swapping
- Paging
- Page Replacement