# 1. Description


## 1.1. Project

Project Name	2018.07
Board Name	2018.07.12-infantry
Generated with:	STM32CubeMX 4.17.0
Date	07/12/2018

## 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F427/437
MCU name	STM32F427IIHx
MCU Package	UFBGA176
MCU Pin number	201

# 2. Pinout Configuration




# 3. Pins Configuration

Pin Number UFBGA176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
A3	PE1	I/O	UART8_TX	UART8_TX
A4	PE0	I/O	UART8_RX	UART8_RX
A5	PB8	I/O	CAN1_RX	CAN1_RX
A6	PB5	I/O	CAN2_RX	CAN2_RX
A7	PG14	I/O	USART6_TX	USART6_TX
B4	PB9	I/O	CAN1_TX	CAN1_TX
B5	PB7	I/O	USART1_RX	USART1_RX
B6	PB6	I/O	CAN2_TX	CAN2_TX
B13	PC11	I/O	USART3_RX	USART3_RX
B14	PC10	I/O	USART3_TX	USART3_TX
C1	VBAT	Power		
C5	VDD	Power		
C6	PDR_ON	Reset		
C7	VDD	Power		
C8	VDD	Power		
C9	VDD	Power		
C10	PG9	I/O	USART6_RX	USART6_RX
D5	VSS	Power		
D6	воото	Boot		
D7	VSS	Power		
D8	VSS	Power		
D9	VSS	Power		
E15	PA9	I/O	USART1_TX	USART1_TX
F2	VSS	Power		
F3	VDD	Power		
F6	VSS	Power		
F7	VSS	Power		
F8	VSS	Power		
F9	VSS	Power		
F10	VSS	Power		
F12	VSS	Power		
F13	VCAP_2	Power		
G1	PH0/OSC_IN	I/O	RCC_OSC_IN	
G2	VSS	Power		
G3	VDD	Power		
G6	VSS	Power		

Pin Number	Pin Name	Pin Type	Alternate	Label
UFBGA176	(function after		Function(s)	
01 207 1110	reset)		r direction(e)	
G7	VSS	Power		
G8	VSS			
		Power		
G9	VSS	Power		
G10	VSS	Power		
G12	VSS	Power		
G13	VDD	Power	DOO 000 OUT	
H1	PH1/OSC_OUT	I/O	RCC_OSC_OUT	
H6	VSS	Power		
H7	VSS	Power		
H8	VSS	Power		
H9	VSS	Power		
H10	VSS	Power		
H12	VSS	Power		
H13	VDD	Power		
J1	NRST	Reset		
J6	VSS	Power		
J7	VSS	Power		
J8	VSS	Power		
J9	VSS	Power		
J10	VSS	Power		
J12	VDD	Power		
J13	VDD	Power		
K4	VDD	Power		
K6	VSS	Power		
K7	VSS	Power		
K8	VSS	Power		
K9	VSS	Power		
K10	VSS	Power		
L4	BYPASS_REG	Reset		
L12	PH11	I/O	TIM5_CH2	TIM5_CH2
L13	PH10	I/O	TIM5_CH1	TIM5_CH1
M1	VSSA	Power		
M8	VSS	Power		
M9	VSS	Power		
M10	VCAP_1	Power		
N1	VREF-	Power		
N8	VDD	Power		
N9	VDD	Power		
N10	VDD	Power		

Pin Number UFBGA176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
P1	VREF+	Power		
R1	VDDA	Power		

# 4. Clock Tree Configuration



# 5. IPs and Middleware Configuration

#### 5.1. CAN1

mode: Mode

#### 5.1.1. Parameter Settings:

#### **Bit Timings Parameters:**

Prescaler (for Time Quantum) 6 \*

Time Quantum 142.85714285714286 \*

Time Quanta in Bit Segment 1 2 Times \*

Time Quanta in Bit Segment 2 4 Times \*

Time for one Bit 1000
ReSynchronization Jump Width 1 Time

**Basic Parameters:** 

Time Triggered Communication Mode

Automatic Bus-Off Management

Automatic Wake-Up Mode

No-Automatic Retransmission

Receive Fifo Locked Mode

Transmit Fifo Priority

Disable

**Advanced Parameters:** 

Operating Mode Normal

#### 5.2. CAN2

mode: Mode

#### 5.2.1. Parameter Settings:

#### **Bit Timings Parameters:**

Prescaler (for Time Quantum) 6 \*

Time Quantum 142.85714285714286 \*

Time Quanta in Bit Segment 1 2 Times \*
Time Quanta in Bit Segment 2 4 Times \*

Time for one Bit 1000

ReSynchronization Jump Width 1 Time

**Basic Parameters:** 

Time Triggered Communication Mode

Automatic Bus-Off Management

Automatic Wake-Up Mode

No-Automatic Retransmission

Receive Fifo Locked Mode

Transmit Fifo Priority

Disable

Disable

**Advanced Parameters:** 

Operating Mode Normal

#### 5.3. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

#### 5.3.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 5 WS (6 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16
TIM Prescaler Selection Disabled
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000

**Power Parameters:** 

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

Power Over Drive Disabled

#### 5.4. SYS

Timebase Source: SysTick

#### 5.5. TIM5

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2

#### 5.5.1. Parameter Settings:

**Counter Settings:** 

Prescaler (PSC - 16 bits value) 839 \*

Counter Mode Up

Counter Period (AutoReload Register - 32 bits value) 1999 \*

Internal Clock Division (CKD) No Division

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode Disable (no sync between this TIM (Master) and its Slaves

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

**PWM Generation Channel 1:** 

Mode PWM mode 1

Pulse (32 bits value) 0
Fast Mode Disable
CH Polarity High

**PWM Generation Channel 2:** 

Mode PWM mode 1

Pulse (32 bits value) 0

Fast Mode Disable CH Polarity High

#### 5.6. UART8

**Mode: Asynchronous** 

#### 5.6.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples

#### **5.7. USART1**

**Mode: Asynchronous** 

### 5.7.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples

### 5.8. **USART3**

Mode: Asynchronous

#### 5.8.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples

#### 5.9. USART6

**Mode: Asynchronous** 

### 5.9.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples

#### 5.10. FREERTOS

mode: Enabled

#### 5.10.1. Config parameters:

#### Versions:

CMSIS-RTOS version 1.02
FreeRTOS version 8.2.3

Kernel settings:

USE\_PREEMPTION Enabled

CPU\_CLOCK\_HZ SystemCoreClock

TICK\_RATE\_HZ 1000

MAX\_PRIORITIES 7

MINIMAL\_STACK\_SIZE 128

MAX\_TASK\_NAME\_LEN 16

USE\_16\_BIT\_TICKS Disabled

IDLE\_SHOULD\_YIELD Enabled
USE\_MUTEXES Enabled
USE\_RECURSIVE\_MUTEXES Disabled
USE\_COUNTING\_SEMAPHORES Disabled

QUEUE\_REGISTRY\_SIZE 8

USE\_APPLICATION\_TASK\_TAG Disabled TOTAL\_HEAP\_SIZE 15360 Memory Management scheme heap\_4 USE\_ALTERNATIVE\_API Disabled ENABLE\_BACKWARD\_COMPATIBILITY Enabled USE\_PORT\_OPTIMISED\_TASK\_SELECTION Disabled USE\_TICKLESS\_IDLE Disabled USE\_TASK\_NOTIFICATIONS Enabled

#### Hook function related definitions:

USE\_IDLE\_HOOK Disabled
USE\_TICK\_HOOK Disabled
USE\_MALLOC\_FAILED\_HOOK Disabled
CHECK\_FOR\_STACK\_OVERFLOW Disabled

#### Run time and task stats gathering related definitions:

USE\_TRACE\_FACILITY Enabled
GENERATE\_RUN\_TIME\_STATS Disabled

#### Co-routine related definitions:

USE\_CO\_ROUTINES Disabled MAX\_CO\_ROUTINE\_PRIORITIES 2

#### Software timer definitions:

USE\_TIMERS Disabled
TIMER\_TASK\_PRIORITY 2
TIMER\_QUEUE\_LENGTH 10
TIMER\_TASK\_STACK\_DEPTH 256

#### Interrupt nesting behaviour configuration:

LIBRARY\_LOWEST\_INTERRUPT\_PRIORITY 15
LIBRARY\_MAX\_SYSCALL\_INTERRUPT\_PRIORITY 5

#### 5.10.2. Include parameters:

#### Include definitions:

vTaskPrioritySet Enabled uxTaskPriorityGet Enabled vTaskDelete Enabled Disabled vTaskCleanUpResources vTaskSuspend Enabled vTaskDelayUntil Disabled vTaskDelay Enabled xTaskGetSchedulerState Enabled xTaskResumeFromISR Enabled xQueueGetMutexHolder Disabled xSemaphoreGetMutexHolder Disabled pcTaskGetTaskName Disabled uxTaskGetStackHighWaterMark Disabled xTaskGetCurrentTaskHandle Disabled eTaskGetState Disabled  $x \\ Event Group Set Bit From ISR$ Disabled xTimerPendFunctionCall Disabled

2018.07	Project
Configuration	Report

\* User modified value

# 6. System Configuration

## 6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
CAN1	PB8	CAN1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	CAN1_RX
	PB9	CAN1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	CAN1_TX
CAN2	PB5	CAN2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	CAN2_RX
	PB6	CAN2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	CAN2_TX
RCC	PH0/OSC_I N	RCC_OSC_IN	n/a	n/a	n/a	
	PH1/OSC_O UT	RCC_OSC_OUT	n/a	n/a	n/a	
TIM5	PH11	TIM5_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	TIM5_CH2
	PH10	TIM5_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	TIM5_CH1
UART8	PE1	UART8_TX	Alternate Function Push Pull	Pull-up	Very High *	UART8_TX
	PE0	UART8_RX	Alternate Function Push Pull	Pull-up	Very High	UART8_RX
USART1	PB7	USART1_RX	Alternate Function Push Pull	Pull-up	Very High	USART1_RX
	PA9	USART1_TX	Alternate Function Push Pull	Pull-up	Very High	USART1_TX
USART3	PC11	USART3_RX	Alternate Function Push Pull	Pull-up	Very High	USART3_RX
	PC10	USART3_TX	Alternate Function Push Pull	Pull-up	Very High	USART3_TX
USART6	PG14	USART6_TX	Alternate Function Push Pull	Pull-up	Very High	USART6_TX
	PG9	USART6_RX	Alternate Function Push Pull	Pull-up	Very High	USART6_RX

2018.07 Projec
Configuration Repor

### 6.2. DMA configuration

DMA request	Stream	Direction	Priority
USART3_RX	DMA1_Stream1	Peripheral To Memory	Low
UART8_RX	DMA1_Stream6	Peripheral To Memory	Low
USART1_RX	DMA2_Stream2	Peripheral To Memory	Low
USART6_RX	DMA2_Stream1	Peripheral To Memory	Low

#### USART3\_RX: DMA1\_Stream1 DMA request Settings:

Mode: Circular \*
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte

Memory Data Width:

#### UART8\_RX: DMA1\_Stream6 DMA request Settings:

Byte

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte

#### USART1\_RX: DMA2\_Stream2 DMA request Settings:

Mode: Circular \*
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte

#### USART6\_RX: DMA2\_Stream1 DMA request Settings:

Mode: Circular \*

Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*

Peripheral Data Width: Byte
Memory Data Width: Byte

# 6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority	
Non maskable interrupt	true	0	0	
Hard fault interrupt	true	0	0	
Memory management fault	true	0	0	
Pre-fetch fault, memory access fault	true	0	0	
Undefined instruction or illegal state	true	0	0	
System service call via SWI instruction		0	0	
	true		0	
Debug monitor	true	0		
Pendable request for system service	true	15	0	
System tick timer	true	15	0	
DMA1 stream1 global interrupt	true	5	0	
DMA1 stream6 global interrupt	true	5	0	
CAN1 RX0 interrupts	true	6	0	
DMA2 stream1 global interrupt	true	5	0	
DMA2 stream2 global interrupt	true	5	0	
CAN2 RX0 interrupts	true	6	0	
PVD interrupt through EXTI line 16	unused			
Flash global interrupt	unused			
RCC global interrupt	unused			
CAN1 TX interrupts		unused		
CAN1 RX1 interrupt		unused		
CAN1 SCE interrupt		unused		
USART1 global interrupt		unused		
USART3 global interrupt		unused		
TIM5 global interrupt	unused			
CAN2 TX interrupts	unused			
CAN2 RX1 interrupt	unused			
CAN2 SCE interrupt	unused			
USART6 global interrupt	unused			
FPU global interrupt	unused			
UART8 global interrupt	unused			

<sup>\*</sup> User modified value

# 7. Power Consumption Calculator report

#### 7.1. Microcontroller Selection

Series	STM32F4
Line	STM32F427/437
MCU	STM32F427IIHx
Datasheet	024030_Rev8

### 7.2. Parameter Selection

Temperature	25
Vdd	null

# 8. Software Project

## 8.1. Project Settings

Name	Value
Project Name	2018.07.12-infantry
Project Folder	D:\\2018.07.12-infantry
Toolchain / IDE	MDK-ARM V5
Firmware Package Name and Version	STM32Cube FW_F4 V1.13.1

## 8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	