```
--# Company: Eklektik Design
--# Engineer: Micah Richards
 4
 5
    --# Create Date: 21:29 3/18/17
    --# Module Name: Monitor Program
    --# Project Name: MicroComputer Design
    --# Target Devices: MCD Board
    --# Tool versions: Xilinx 14.7
 9
    --# Description: Chip select controls
10
11
    12
13
     14
15
    library IEEE;
16
    use IEEE.STD LOGIC 1164.ALL;
17
     18
19
    entity Main Code is
20
        Port (
21
22
     23
                 CPLD CLK, CPLD Button: in STD LOGIC;
                  Read Write, Add Data Valid, L Data Ready, H Data Ready: in STD LOGIC;
24
25
                  ROM_H_Enable, ROM_H_Output, ROM_H_Input: out STD_LOGIC;
                  ROM_L_Enable, ROM_L_Output, ROM_L_Input: out STD_LOGIC;
26
                  RAM H Enable, RAM H Output, RAM H Input: out STD LOGIC;
27
                 RAM_L_Enable, RAM_L_Output, RAM_L_Input: out STD_LOGIC;
28
29
                  DUART Enable, DUART Read Write, DUART Reset: out STD LOGIC;
30
                  DUART Data ACK: in STD LOGIC;
31
                  CPU Clock, CPU Data ACK, CPU Reset, CPU Halt: out STD LOGIC;
32
                  CPU_Valid_Periph_Add, CPU_Bus_Grant_ACK, CPU_Bus_ERR, CPU_Bus_REQ: out STD_Logic;
33
                  CPU Read Write, CPU H Data Ready, CPU L Data Ready, CPU Enable, CPU Add Valid: in STD LOGIC;
34
                  CPU Bus Grant, CPU Valid Memory Add: in STD Logic;
                 ADDR: in STD LOGIC VECTOR (3 downto 0);
35
                 LED: out STD LOGIC VECTOR (3 downto 0)
36
37
38
    end Main_Code;
39
40
     41
     architecture Behavioral of Main Code is
42
43
     signal I Count1: integer range 0 to 4500 := 1; --#### First integer for clock divider
44
45
     signal I Count2: integer range 0 to 25:= 1; --#### Second integer for clock divider
46
     signal I CPU Clock: STD LOGIC := '0'; --#### 7.5kHz clock for CPU
     signal I Reset Triggered: STD Logic:= '0'; --#### Asynchronous Reset Signal
47
48
49
50
     51
    --# Purpose: Interprets the CPU signals to enable and disable the proper chips
52
53
    --#
54
    55
    process (CPLD CLK)
56
57
    if (rising_edge(CPLD_CLK)) then
              <= '1';</pre>
58
        LED (2)
                     <= '1';
59
        LED (1)
        ROM H Enable <= '1';
60
       ROM H Output <= '1';
61
        ROM L Enable <= '1';
62
        ROM_L_Output <= '1';</pre>
63
                    <= '1';
64
        RAM H Enable
                    <= '1';
65
        RAM H Input
                    <= '1';
        RAM H Output
66
                    <= '1';
67
        RAM L Enable
                    <= '1';
68
        RAM L Input
        RAM_L_Output
                   <= '1';
69
                    <= '1';
70
        DUART Enable
        CPU_Data ACK <= '1';
71
72
73
        if (CPU Read Write = '1' and CPU Add Valid = '0') then --#### 1 Reading
74
           if (ADDR = "0000") then
                                                  --#### ROM Access
75
              if (CPU H Data Ready = '0') then
                                                  --#### High
                 ROM H Enable <= '0';
76
                  ROM H Output <= '0';
                 CPU_Data ACK <= '0';
 78
                 LED(2) \leftarrow '0';
79
              end if;
80
              if (CPU_L_Data_Ready = '0') then
                                                  --#### Low
82
83
                 ROM L Enable <= '0';
84
                  ROM L Output <= '0';
8.5
                 CPU Data ACK <= '0';
86
                 LED(2) <= '0';
87
88
89
           elsif (ADDR = "1111") then
                                                  --#### RAM Access
90
              if (CPU H Data Ready = '0') then
                                                  --#### High
91
                 RAM_H_Enable <= '0';</pre>
92
                 RAM_H_Output <= '0';</pre>
93
                 CPU_Data ACK <= '0';
94
                 LED(2) <= '0';
95
              end if;
96
97
              if (CPU L Data Ready = '0') then
                                                 --#### Low
98
                 RAM L Enable <= '0';
                 RAM L Output <= '0';
99
100
                 CPU_Data_ACK <= '0';
                 LED(2) \leftarrow '0';
101
102
              end if;
103
104
           elsif (ADDR = "0011") then
                                                  --#### DUART Access
              if (CPU H Data Ready = '0' or CPU_L_Data_Ready = '0') then
105
```

```
106
                 DUART Enable <= '0';
107
                 LED(1) <= '0';
108
                 DUART Read Write <= '1';
                 CPU_Data_ACK <= DUART Data ACK;</pre>
109
110
                 LED(2) <= DUART Data ACK;
111
              end if;
112
           end if;
113
        elsif (CPU Read Write = '0' and CPU Add Valid = '0') then --#### Writing
          if (ADDR = "11111") then
                                                  --### RAM Access
114
              if (CPU H Data Ready = '0') then
115
                 RAM H Enable <= '0';
                                                 --#### High
116
                 RAM H Input <= '0';
117
                 CPU Data ACK <= '0';
118
119
                 LED(2) <= '0';
120
              end if;
121
122
              if (CPU L Data Ready = '0') then
                                                --#### Low
                 RAM L Enable <= '0';
123
                 RAM_L_Input <= '0';</pre>
124
125
                 CPU Data ACK <= '0';
126
                 LED(2) <= '0';
127
              end if;
           elsif (ADDR = "0011") then
128
                                                 --#### DUART Access
              if (CPU H Data Ready = '0' or CPU L Data_Ready = '0') then
129
130
                 DUART Enable <= '0';
131
                 LED(1) <= '0';
132
                 DUART Read Write <= '0';
                 CPU_Data_ACK <= DUART_Data ACK;</pre>
133
134
                 LED(2) <= DUART_Data_ACK;
135
136
              end if;
           end if:
137
138
        end if;
139
    end if;
140
141
    end process;
142
     143
144
    --# Purpose: Allows the user to select a clock speed for
145
    --#
               Function Select
146
    --#
    147
148
    process (CPLD CLK)
149
150
    if (rising_edge(CPLD_CLK)) then
151
           I_Count1 <= I_Count1 + 1;</pre>
152
           if (I_Count1 = 4500) then
              I Count1 <= 1;</pre>
153
              I Count2 <= I Count2 + 1;</pre>
154
              if (I_Count2 = 25) then --#### 500Hz Divide by 4500*25
155
                  if (CPLD Button = '0') then
156
157
                     I Reset Triggered <= '1';</pre>
158
159
                    I_Reset_Triggered <= '0';</pre>
160
                 end if;
161
                 I Count2 <= 1;</pre>
162
              end if;
163
           end if;
164
        end if;
165
    end process;
166
     167
168
    --# Purpose: Allows the user to reset the board via the button
169
    --#
170
     171
    process (I_Reset_Triggered)
172
    begin
173
        if (I Reset Triggered = '1') then
174
           CPU Halt <= '0';
           CPU_Reset <= '0';</pre>
175
           DUART Reset <= '0';
176
177
        else
178
           CPU Halt <= 'Z';
179
           CPU Reset <= 'Z';
           DUART Reset <= '1';
180
181
        end if;
182
    end process;
183
     184
    CPU Clock <= CPLD CLK; --#### write 7.5 kHz Clock to CPU
185
     LED(0) <= CPU Read Write;
187
    LED(3) <= CPU_Add_Valid;</pre>
188
189
190
    <= '1';
191
   CPU Bus ERR
    CPU Valid Periph Add
                             <= '1';
192
    CPU Bus Grant_ACK
                             <= '1';
193
194
    CPU Bus REQ
                             <= '1';
195
    end Behavioral;
```

196 197