

DS065 (v5.0) May 17, 2013

# XC9572 In-System Programmable CPLD

**Product Specification** 

#### **Features**

- 7.5 ns pin-to-pin logic delays on all pins
- f<sub>CNT</sub> to 125 MHz
- 72 macrocells with 1,600 usable gates
- Up to 72 user I/O pins
- 5V in-system programmable
  - Endurance of 10,000 program/erase cycles
  - Program/erase over full commercial voltage and temperature range
- Enhanced pin-locking architecture
- Flexible 36V18 Function Block
  - 90 product terms drive any or all of 18 macrocells within Function Block
  - Global and product term clocks, output enables, set and reset signals
- Extensive IEEE Std 1149.1 boundary-scan (JTAG) support
- Programmable power reduction mode in each macrocell
- Slew rate control on individual outputs
- User programmable ground pin capability
- Extended pattern security features for design protection
- High-drive 24 mA outputs
- 3.3V or 5V I/O capability
- Advanced CMOS 5V FastFLASH™ technology
- Supports parallel programming of more than one XC9500 concurrently
- Available in 44-pin PLCC, 84-pin PLCC, 100-pin PQFP, and 100-pin TQFP packages

### **Description**

The XC9572 is a high-performance CPLD providing advanced in-system programming and test capabilities for general purpose logic integration. It is comprised of eight 36V18 Function Blocks, providing 1,600 usable gates with propagation delays of 7.5 ns. See Figure 2 for the architecture overview.

### **Power Management**

Power dissipation can be reduced in the XC9572 by configuring macrocells to standard or low-power modes of operation. Unused macrocells are turned off to minimize power dissipation.

Operating current for each design can be approximated for specific operating conditions using the following equation:

 $I_{CC}$  (mA) = MC<sub>HP</sub> (1.7) + MC<sub>LP</sub> (0.9) + MC (0.006 mA/MHz) f Where:

MC<sub>HP</sub> = Macrocells in high-performance mode

MC<sub>IP</sub> = Macrocells in low-power mode

MC = Total number of macrocells used

f = Clock frequency (MHz)

Figure 1 shows a typical calculation for the XC9572 device.




Figure 1: Typical I<sub>CC</sub> vs. Frequency for XC9572

© 1998, 2003–2006, 2013 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at <a href="http://www.xilinx.com/legal.htm">http://www.xilinx.com/legal.htm</a>.

All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.




Figure 2: XC9572 Architecture Function block outputs (indicated by the bold line) drive the I/O blocks directly.



572 In-System Programmable CPLD

### **Absolute Maximum Ratings**

Symbol	Description	Value	Units
V <sub>CC</sub>	Supply voltage relative to GND	-0.5 to 7.0	V
V <sub>IN</sub>	Input voltage relative to GND	$-0.5$ to $V_{CC} + 0.5$	V
V <sub>TS</sub>	Voltage applied to 3-state output	$-0.5$ to $V_{CC} + 0.5$	V
T <sub>STG</sub>	Storage temperature (ambient)	-65 to +150	°C
T <sub>J</sub>	Junction temperature	+150	°C

#### Notes:

### **Recommended Operation Conditions**

Symbol	Paran	Min	Max	Units	
V <sub>CCINT</sub>	Supply voltage for internal logic	Commercial T <sub>A</sub> = 0°C to 70°C	4.75	5.25	V
	and input buffers	Industrial $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	4.5	5.5	
V <sub>CCIO</sub>	Supply voltage for output drivers	Commercial T <sub>A</sub> = 0°C to 70°C	4.75	5.25	V
	for 5V operation	Industrial $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	4.5	5.5	
	Supply voltage for output drivers for	or 3.3V operation	3.0	3.6	
$V_{IL}$	Low-level input voltage		0	0.80	V
V <sub>IH</sub>	High-level input voltage		2.0	V <sub>CCINT</sub> + 0.5	V
V <sub>O</sub>	Output voltage	一潮光光霧网 一巴	0	V <sub>CCIO</sub>	V

### **Quality and Reliability Characteristics**

Symbol	Parameter	Min	Max	Units
T <sub>DR</sub>	Data Retention	20	-	Years
N <sub>PE</sub>	Program/Erase Cycles (Endurance)	10,000	-	Cycles

### **DC Characteristic Over Recommended Operating Conditions**

Symbol	Parameter	Test Conditions	Min	Max	Units
V <sub>OH</sub>	Output high voltage for 5V outputs	$I_{OH} = -4.0 \text{ mA}, V_{CC} = \text{Min}$	2.4	-	V
	Output high voltage for 3.3V outputs	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}$	2.4	-	V
$V_{OL}$	Output low voltage for 5V outputs	I <sub>OL</sub> = 24 mA, V <sub>CC</sub> = Min	-	0.5	V
	Output low voltage for 3.3V outputs	I <sub>OL</sub> = 10 mA, V <sub>CC</sub> = Min	-	0.4	V
I <sub>IL</sub>	Input leakage current	$V_{CC} = Max$ $V_{IN} = GND \text{ or } V_{CC}$	-	±10	μА
I <sub>IH</sub>	I/O high-Z leakage current	$V_{CC} = Max$ $V_{IN} = GND \text{ or } V_{CC}$	-	±10	μА
C <sub>IN</sub>	I/O capacitance	V <sub>IN</sub> = GND f = 1.0 MHz	-	10	pF
I <sub>CC</sub>	Operating supply current (low power mode, active)	V <sub>I</sub> = GND, No load f = 1.0 MHz	65 (Тур	oical)	mA

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.




#### **AC Characteristics**

		XC9	572-7	XC95	72-10	XC9572-15		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
T <sub>PD</sub>	I/O to output valid	-	7.5	-	10.0	-	15.0	ns
T <sub>SU</sub>	I/O setup time before GCK	4.5	-	6.0	-	8.0	-	ns
T <sub>H</sub>	I/O hold time after GCK	0	-	0	-	0	-	ns
T <sub>CO</sub>	GCK to output valid	-	4.5	-	6.0	-	8.0	ns
f <sub>CNT</sub> <sup>(1)</sup>	16-bit counter frequency	125.0	-	111.1	-	95.2	-	MHz
f <sub>SYSTEM</sub> <sup>(2)</sup>	Multiple FB internal operating frequency	83.3	-	66.7	1	55.6	-	MHz
T <sub>PSU</sub>	I/O setup time before p-term clock input	0.5	-	2.0	-	4.0	-	ns
T <sub>PH</sub>	I/O hold time after p-term clock input	4.0	-	4.0	-	4.0	-	ns
T <sub>PCO</sub>	P-term clock output valid	-	8.5	-	10.0	-	12.0	ns
T <sub>OE</sub>	GTS to output valid	-	5.5	-	6.0	-	11.0	ns
T <sub>OD</sub>	GTS to output disable	-	5.5	-	6.0	-	11.0	ns
T <sub>POE</sub>	Product term OE to output enabled	-	9.5	-	10.0	-	14.0	ns
T <sub>POD</sub>	Product term OE to output disabled	-	9.5	-	10.0	-	14.0	ns
T <sub>WLH</sub>	GCK pulse width (High or Low)	4.0	-	4.5	1	5.5	-	ns
T <sub>APRPW</sub>	Asynchronous preset/reset pulse width (High or Low)	7.0	-	7.5	-	8.0	-	ns

#### Notes:


- $f_{CNT}$  is the fastest 16-bit counter frequency available, using the local feedback when applicable.  $f_{CNT}$  is also the Export Control Maximum flip-flop toggle rate,  $f_{TOG}$ .  $f_{SYSTEM}$  is the internal operating frequency for general purpose system designs spanning multiple FBs.



Output Type	V <sub>CCIO</sub>	V <sub>TEST</sub>	R <sub>1</sub>	R <sub>2</sub>	CL
	5.0V	5.0V	160Ω	120Ω	35 pF
	3.3V	3.3V	260Ω	360Ω	35 pF

DS067\_03\_110101

Figure 3: AC Load Circuit



572 In-System Programmable CPLD

# **Internal Timing Parameters**

XILINX®

		XC9	572-7	XC95	72-10	XC9572-15		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
Buffer D	elays		'		•		'	
T <sub>IN</sub>	Input buffer delay	-	2.5	-	3.5	-	4.5	ns
T <sub>GCK</sub>	GCK buffer delay	-	1.5	-	2.5	-	3.0	ns
T <sub>GSR</sub>	GSR buffer delay	-	4.5	-	6.0	-	7.5	ns
T <sub>GTS</sub>	GTS buffer delay	-	5.5	-	6.0	-	11.0	ns
T <sub>OUT</sub>	Output buffer delay	-	2.5	-	3.0	-	4.5	ns
T <sub>EN</sub>	Output buffer enable/disable delay	-	0	-	0	-	0	ns
Product	Term Control Delays							
T <sub>PTCK</sub>	Product term clock delay	-	3.0	-	3.0	-	2.5	ns
T <sub>PTSR</sub>	Product term set/reset delay	-	2.0	-	2.5	-	3.0	ns
T <sub>PTTS</sub>	Product term 3-state delay	-	4.5	-	3.5	-	5.0	ns
Internal	Register and Combinatorial Delays							
T <sub>PDI</sub>	Combinatorial logic propagation delay	-	0.5	-	1.0	-	3.0	ns
T <sub>SUI</sub>	Register setup time	1.5	-	2.5	-	3.5	-	ns
T <sub>HI</sub>	Register hold time	3.0	-	3.5	-	4.5	-	ns
T <sub>COI</sub>	Register clock to output valid time	<b>-</b> /-/	0.5	-	0.5	-	0.5	ns
T <sub>AOI</sub>	Register async. S/R to output delay		6.5	_	7.0	-	8.0	ns
T <sub>RAI</sub>	Register async. S/R recover before clock	7.5	-	10.0	-	10.0	-	ns
T <sub>LOGI</sub>	Internal logic delay	-	2.0	-	2.5	-	3.0	ns
T <sub>LOGILP</sub>	Internal low power logic delay	-	10.0	-	11.0	-	11.5	ns
Feedbac	k Delays							
T <sub>F</sub>	FastCONNECT feedback delay	-	8.0	-	9.5	-	11.0	ns
T <sub>LF</sub>	Function block local feedback delay	-	4.0	-	3.5	-	3.5	ns
Time Ad	ders							
T <sub>PTA</sub> <sup>(1)</sup>	Incremental product term allocator delay	-	1.0	-	1.0	-	1.0	ns
T <sub>SLEW</sub>	Slew-rate limited delay	-	4.0	-	4.5	-	5.0	ns

#### Notes:

<sup>1.</sup>  $T_{\text{PTA}}$  is multiplied by the span of the function as defined in the XC9500 family data sheet.







### **XC9572 I/O Pins**

Function Block	Macro- cell	PC44	PC84	PQ100	TQ100	BScan Order	Function Block	Macro- cell	PC44	PC84	PQ100	TQ100	BScan Order
1	1	_	4	18	16	213	3	1	_	25	43	41	105
1	2	1	1	15	13	210	3	2	11	17	34	32	102
1	3	_	6	20	18	207	3	3	_	31	51	49	99
1	4	_	7	22	20	204	3	4	_	32	52	50	96
1	5	2	2	16	14	201	3	5	12	19	37	35	93
1	6	3	3	17	15	198	3	6	-	34	55	53	90
1	7	_	11	27	25	195	3	7	_	35	56	54	87
1	8	4	5	19	17	192	3	8	13	21	39	37	84
1	9	5[1]	9[1]	24[1]	22[1]	189	3	9	14	26	44	42	81
1	10	-	13	30	28	186	3	10	-	40	62	60	78
1	11	6 <sup>[1]</sup>	10 <sup>[1]</sup>	25 <sup>[1]</sup>	23[1]	183	3	11	18	33	54	52	75
1	12	-	18	35	33	180	3	12	-	41	63	61	72
1	13	-	20	38	36	177	3	13	-	43	65	63	69
1	14	7[1]	12 <sup>[1]</sup>	29[1]	27 <sup>[1]</sup>	174	3	14	19	36	57	55	66
1	15	8	14	31	29	171	3	15	20	37	58	56	63
1	16	-	23	41	39	168	3	16	-	45	67	65	60
1	17	9	15	32	30	165	3	17	22	39	60	58	57
1	18	-	24	42	40	162	3	18	-	-	61	59	54
2	1	-	63	89	87	159	4	1	-	46	68	66	51
2	2	35	69	96	94	156	4	2	24	44	66	64	48
2	3	-	67	93	91	153	4	3	4 -	51	73	71	45
2	4	-	68	95	93	150	4	4	-	52	74	72	42
2	5	36	70	97	95	147	4	5	25	47	69	67	39
2	6	37	71	98	96	144	4	6	_	54	78	76	36
2	7	_	76 <sup>[2]</sup>	5 <sup>[2]</sup>	3 <sup>[2]</sup>	141	4	7	_	55	79	77	33
2	8	38	72	99	97	138	4	8	26	48	70	68	30
2	9	39[1]	74 <sup>[1]</sup>	1[1]	99[1]	135	4	9	27	50	72	70	27
2	10	-	75	3	1	132	4	10	-	57	83	81	24
2	11	40[1]	77[1]	6 <sup>[1]</sup>	4[1]	129	4	11	28	53	76	74	21
2	12	_	79	8	6	126	4	12	_	58	84	82	18
2	13	_	80	10	8	123	4	13	_	61	87	85	15
2	14	42[3]	81 <sup>[3]</sup>	11 <sup>[3]</sup>	9[3]	120	4	14	29	56	80	78	12
2	15	43	83	13	11	117	4	15	33	65	91	89	9
2	16	_	82	12	10	114	4	16	_	62	88	86	6
2	17	44	84	14	12	111	4	17	34	66	92	90	3
2	18	_	_	94	92	108	4	18	_	_	81	79	0

#### Notes:

- Global control piN.
- Global control pin GTS1 for PC84, PQ100, and TQ100. 2.
- Global control pin GTS1 for PC44.






# XC9572 Global, JTAG and Power Pins

XILINX®

Pin Type	PC44	PC84	PQ100	TQ100
I/O/GCK1	5	9	24	22
I/O/GCK2	6	10	25	23
I/O/GCK3	7	12	29	27
I/O/GTS1	42	76	5	3
I/O/GTS2	40	77	6	4
I/O/GSR	39	74	1	99
TCK	17	30	50	48
TDI	15	28	47	45
TDO	30	59	85	83
TMS	16	29	49	47
V <sub>CCINT</sub> 5V	21,41	38,73,78	7,59,100	5,57,98
V <sub>CCIO</sub> 3.3V/5V	32	22,64	28,40,53,90	26,38,51,88
GND	10,23,31	8,16,27,42,	2,23,33,46,64,71,	100,21,31,44,62,69,
		49,60	77,86	75, 84
No Connects	-	-	4,9,21,26,36,45,48,	2,7,19,24,34,43,46,
			75, 82	73, 80




# **Device Part Marking and Ordering Combination Information**



Sample package with part marking.

Device Ordering and Part Marking Number	Speed (pin-to-pin delay)	Pkg. Symbol	No. of Pins	Package Type	Operating Range <sup>(1)</sup>
XC9572-7PC44C	7.5 ns	PC44	44-pin	Plastic Lead Chip Carrier (PLCC)	С
XC9572-7PCG44C	7.5 ns	PCG44	44-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	С
XC9572-7PC84C	7.5 ns	PC84	84-pin	Plastic Lead Chip Carrier (PLCC)	С
XC9572-7PCG84C	7.5 ns	PCG84	84-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	С
XC9572-7PQ100C	7.5 ns	PQ100	100-pin	Plastic Quad Flat Pack (PQFP)	С
XC9572-7PQG100C	7.5 ns	PQG100	100-pin	Plastic Quad Flat Pack (PQFP); Pb-Free	С
XC9572-7TQ100C	7.5 ns	TQ100	100-pin	Thin Quad Flat Pack (TQFP)	С
XC9572-7TQG100C	7.5 ns	TQG100	100-pin	Thin Quad Flat Pack (TQFP); Pb-Free	С
XC9572-10PC44C	10 ns	PC44	44-pin	Plastic Lead Chip Carrier (PLCC)	С
XC9572-10PCG44C	10 ns	PCG44	44-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	С
XC9572-10PC84C	10 ns	PC84	84-pin	Plastic Lead Chip Carrier (PLCC)	С
XC9572-10PCG84C	10 ns	PCG84	84-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	С
XC9572-10PQ100C	10 ns	PQ100	100-pin	Plastic Quad Flat Pack (PQFP)	С
XC9572-10PQG100C	10 ns	PQG100	100-pin	Plastic Quad Flat Pack (PQFP); Pb-Free	С
XC9572-10TQ100C	10 ns	TQ100	100-pin	Thin Quad Flat Pack (TQFP)	С
XC9572-10TQG100C	10 ns	TQG100	100-pin	Thin Quad Flat Pack (TQFP); Pb-Free	С
XC9572-10PC44I	10 ns	PC44	44-pin	Plastic Lead Chip Carrier (PLCC)	I
XC9572-10PCG44I	10 ns	PCG44	44-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	I
XC9572-10PC84I	10 ns	PC84	84-pin	Plastic Lead Chip Carrier (PLCC)	I
XC9572-10PCG84I	10 ns	PCG84	84-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	I
XC9572-10PQ100I	10 ns	PQ100	100-pin	Plastic Quad Flat Pack (PQFP)	I
XC9572-10PQG100I	10 ns	PQG100	100-pin	Plastic Quad Flat Pack (PQFP); Pb-Free	I
XC9572-10TQ100I	10 ns	TQ100	100-pin	Thin Quad Flat Pack (TQFP)	I
XC9572-10TQG100I	10 ns	TQG100	100-pin	Thin Quad Flat Pack (TQFP); Pb-Free	I
XC9572-15PC44C	15 ns	PC44	44-pin	Plastic Lead Chip Carrier (PLCC)	С
XC9572-15PCG44C	15 ns	PCG44	44-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	С
XC9572-15PC84C	15 ns	PC84	84-pin	Plastic Lead Chip Carrier (PLCC)	С
XC9572-15PCG84C	15 ns	PCG84	84-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	С
XC9572-15PQ100C	15 ns	PQ100	100-pin	Plastic Quad Flat Pack (PQFP)	С
XC9572-15PQG100C	15 ns	PQG100	100-pin	Plastic Quad Flat Pack (PQFP); Pb-Free	С
XC9572-15TQ100C	15 ns	TQ100	100-pin	Thin Quad Flat Pack (TQFP)	С
XC9572-15TQG100C	15 ns	TQG100	100-pin	Thin Quad Flat Pack (TQFP); Pb-Free	С





572 In-System Programmable CPLD

Device Ordering and Part Marking Number	Speed (pin-to-pin delay)	Pkg. Symbol	No. of Pins	Package Type	Operating Range <sup>(1)</sup>
XC9572-15PC44I	15 ns	PC44	44-pin	Plastic Lead Chip Carrier (PLCC)	I
XC9572-15PCG44I	15 ns	PCG44	44-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	I
XC9572-15PC84I	15 ns	PC84	84-pin	Plastic Lead Chip Carrier (PLCC)	I
XC9572-15PCG84I	15 ns	PCG84	84-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	I
XC9572-15PQ100I	15 ns	PQ100	100-pin	Plastic Quad Flat Pack (PQFP)	I
XC9572-15PQG100I	15 ns	PQG100	100-pin	Plastic Quad Flat Pack (PQFP); Pb-Free	I
XC9572-15TQ100I	15 ns	TQ100	100-pin	Thin Quad Flat Pack (TQFP)	I
XC9572-15TQG100I	15 ns	TQG100	100-pin	Thin Quad Flat Pack (TQFP); Pb-Free	I

#### Notes:

### **Warranty Disclaimer**

THESE PRODUCTS ARE SUBJECT TO THE TERMS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT http://www.xilinx.com/warranty.htm. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF THE PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE THEN-CURRENT XILINX DATA SHEET FOR THE PRODUCTS. PRODUCTS ARE NOT DESIGNED TO BE FAIL-SAFE AND ARE NOT WARRANTED FOR USE IN APPLICATIONS THAT POSE A RISK OF PHYSICAL HARM OR LOSS OF LIFE. USE OF PRODUCTS IN SUCH APPLICATIONS IS FULLY AT THE RISK OF CUSTOMER SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

### **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
12/04/1998	3.0	Update AC characteristics and internal parameters.
06/18/2003	4.0	Updated format.
08/21/2003	4.1	Updated Package Device Marking Pin 1 orientation.
04/15/2005	4.2	Added asynchronous preset/reset pulse width specification (T <sub>APRPW</sub> )
04/03/2006	4.3	Added Warranty Disclaimer. Added Pb-Free package information.
05/17/2013	5.0	The products listed in this data sheet are obsolete. See XCN11010 for further information.

<sup>1.</sup> C = Commercial:  $T_A = 0^\circ$  to  $+70^\circ$ C; I = Industrial:  $T_A = -40^\circ$  to  $+85^\circ$ C