


sivakumar 2.pdf



Document Details

Submission ID

trn:oid::8208:441948572

Submission Date

Mar 24, 2025, 4:07 AM UTC

Download Date

Mar 24, 2025, 4:08 AM UTC

File Name

sivakumar_2.pdf

File Size

340.6 KB

5 Pages**2,121 Words****13,111 Characters**





13% Overall Similarity

The combined total of all matches, including overlapping sources, for each database.




Filtered from the Report

- Bibliography
- Quoted Text

Match Groups

-  **20 Not Cited or Quoted 10%**
Matches with neither in-text citation nor quotation marks
-  **5 Missing Quotations 3%**
Matches that are still very similar to source material
-  **0 Missing Citation 0%**
Matches that have quotation marks, but no in-text citation
-  **0 Cited and Quoted 0%**
Matches with in-text citation present, but no quotation marks

Top Sources

- 4%  Internet sources
- 10%  Publications
- 5%  Submitted works (Student Papers)

Integrity Flags

0 Integrity Flags for Review

No suspicious text manipulations found.

Our system's algorithms look deeply at a document for any inconsistencies that would set it apart from a normal submission. If we notice something strange, we flag it for you to review.

A Flag is not necessarily an indicator of a problem. However, we'd recommend you focus your attention there for further review.

Match Groups

- 20 Not Cited or Quoted 10%**
Matches with neither in-text citation nor quotation marks
- 5 Missing Quotations 3%**
Matches that are still very similar to source material
- 0 Missing Citation 0%**
Matches that have quotation marks, but no in-text citation
- 0 Cited and Quoted 0%**
Matches with in-text citation present, but no quotation marks

Top Sources

- 4% Internet sources
- 10% Publications
- 5% Submitted works (Student Papers)

Top Sources

The sources with the highest number of matches within the submission. Overlapping sources will not be displayed.

| | | | |
|----|----------------|---|-----|
| 1 | Publication | Bharat Bhushan Upadhyay, Kishor Sarawadekar. "A Low Cost FPGA Implementati... | 3% |
| 2 | Publication | "Deep Reinforcement Learning Based Weather Monitoring Systemusing Arduino ... | 1% |
| 3 | Internet | www.ijmtst.com | 1% |
| 4 | Internet | soe.lau.edu.lb | <1% |
| 5 | Internet | www.jetir.org | <1% |
| 6 | Student papers | Universiti Sains Malaysia on 2014-08-20 | <1% |
| 7 | Student papers | Liverpool John Moores University on 2024-03-19 | <1% |
| 8 | Student papers | La Trobe University on 2024-07-22 | <1% |
| 9 | Student papers | IBAZ on 2025-01-21 | <1% |
| 10 | Student papers | La Trobe University on 2023-11-15 | <1% |

| | | | |
|----|----------------|---|-----|
| 11 | Publication | Young Kyung Park, Joong Kyu Kim. "A New Methodology of Illumination Estimati... | <1% |
| 12 | Publication | Yuantong Zhang, Baoxin Teng, Daiqin Yang, Zhenzhong Chen, Haichuan Ma, Gan... | <1% |
| 13 | Publication | Samprit Bose, Sahil Nawale, Dhruv Khut, Maheshkumar H. Kolekar. "LumiNet: Mu... | <1% |
| 14 | Student papers | University of Westminster on 2024-02-14 | <1% |
| 15 | Publication | Guofa Li, Yifan Yang, Xingda Qu, Dongpu Cao, Keqiang Li. "A deep learning based ... | <1% |

FPGA-Accelerated Retinex Image Enhancement for Low-Light Conditions

¹Anusri G S

²Aswini R

³Ektha Sudhakar Reddy

⁴Mr. Sivakumar A

¹R.M.K. Engineering College, Kavaraipeitai, Tamil Nadu

²R.M.K. Engineering College, Kavaraipeitai, Tamil Nadu

³R.M.K. Engineering College, Kavaraipeitai, Tamil Nadu

⁴R.M.K. Engineering College, Kavaraipeitai, Tamil Nadu

Email: anus21110.ec@rmkec.ac.in

Email: aswi21113.ec@rmkec.ac.in

Email: ekth21133.ec@rmkec.ac.in

Email: asr.ece@rmkec.ac.in

Abstract: Real-time low-light image enhancement is essential for various applications, including advanced driver assistance systems (ADAS), remote sensing, and object tracking. Among the commonly used techniques, Retinex-based algorithms are particularly effective in restoring visibility in low-light conditions [10] by simulating the way human vision perceives color and brightness. However, these algorithms typically involve complex mathematical computations over large spatial regions, making their hardware implementation challenging and resource-intensive. Due to these difficulties, only a limited number of researchers have focused on addressing this issue. In this context, we propose a novel Retinex-based algorithm that incorporates a low-cost edge-preserving filter for efficient illumination estimation. By making certain approximations to reduce hardware logic resource requirements, our approach ensures a more practical and cost-effective implementation while maintaining the quality of the enhanced image, making it suitable for real-time applications.

Keywords: Retinex based algorithm, Low light image enhancement

1.Introduction: FPGA-based implementations of Retinex algorithms provide an efficient solution for real-time applications. Field-Programmable Gate Arrays (FPGAs) are known for their parallel processing capabilities, low latency, and high flexibility. These features make FPGAs an ideal

platform for computationally intensive image processing tasks.

The computational complexity of Retinex algorithms poses challenges for hardware implementation. Conventional methods often rely on iterative or multiscale processing, which can be resource-intensive. Therefore, a low-cost FPGA implementation requires a carefully designed architecture to balance computational efficiency, hardware resource utilization, and image quality. Optimizing the algorithm for FPGA deployment involves simplifications, pipelining, and parallelism, all of which contribute to a faster and more efficient system. One key advantage of using FPGAs for low-light image enhancement is the ability to process high-resolution images in real-time. This capability is crucial in applications like autonomous vehicles [1] and surveillance, where decisions must be made quickly based on enhanced visual data [2]. Moreover, FPGA implementations are highly customizable, allowing for adjustments to the algorithm to meet specific application requirements. Techniques in [4] and [5] use Gaussian filters for illumination estimation, while the LIME technique in [6] enhances low-light images by imposing structural information on the illumination channel, offering an efficient approach for LLIE. This flexibility is particularly valuable in diverse environments, such as indoor and outdoor settings, where lighting conditions can vary significantly. In addition to real-time performance, FPGA-based Retinex implementations can

achieve significant reductions in power consumption compared to GPU or CPU-based approaches.

The design of a low-cost FPGA implementation involves several considerations, including resource constraints, precision, and memory requirements. For instance, fixed-point arithmetic is often preferred over floating-point to save hardware resources while maintaining acceptable accuracy. Additionally, memory usage must be carefully managed to store intermediate data and ensure smooth data flow throughout the pipeline. These design decisions significantly influence the performance and cost of the final implementation. Over-enhancement, halo artifacts, and color distortion are common issues that must be addressed during implementation. FPGA-based designs [12] can incorporate pre-processing and post-processing modules to mitigate these effects. For example, filtering techniques can smoothen edges and reduce noise, while color correction modules ensure that the enhanced images retain natural color tones. These additional features further enhance the overall image quality.

In practical terms, an FPGA implementation of a Retinex-based algorithm involves several stages, including illumination estimation, reflectance computation, and contrast adjustment. Each stage is mapped to dedicated hardware modules to exploit parallelism. For instance, illumination estimation can be achieved using a Gaussian filter, which is implemented as a series of parallel convolution operations. Similarly, reflectance computation and contrast adjustment are designed to maximize throughput and minimize latency.

Testing and validating the FPGA implementation is a critical step in the development process [13]. The design must be verified using standard image datasets to ensure its effectiveness in enhancing low-light images. Metrics such as Peak Signal-to-Noise Ratio (PSNR), Structural Similarity Index (SSIM), and computational latency are commonly used to evaluate performance [14]. The results are compared against software-based implementations to demonstrate the benefits of the FPGA approach.

2. Proposed Method

2.1. Retinex based algorithm

The Retinex model describes an image $P(x,y)$ as the product of illumination $E(x,y)$ and

reflectance $R(x,y)$, where (x,y) represents pixel coordinates. In this model, **illumination** signifies light intensity and is expected to be **smooth and free of textures**, while **reflectance** contains the fine details and textures of the image. The goal is to estimate **illumination** in a way that retains edges while smoothing out textural variations.

The Retinex model explains an image as the combination of illumination and reflectance, where illumination represents light intensity and should be smooth without textures, while reflectance contains the detailed textures and edges of the image. The primary objective of this model is to estimate illumination in a way that enhances visibility while preserving fine details.

To begin the enhancement process, a **coarse illumination** map is extracted by identifying the highest intensity value in a local region. However, this initial estimate often introduces blocky artifacts, making it unsuitable for direct reflectance computation. To address this issue, an **edge-preserving filter** is applied. An edge-preserving filter is proposed in [8] for efficient illumination estimation. This filter ensures that illumination remains smooth while maintaining sharp transitions at object boundaries, preventing artificial distortions.


The filter operates based on a **guidance image**, which is derived from the maximum intensity channel of the input image. Instead of averaging over an entire region, which would require significant computational resources, the filter simplifies the process by reducing the dimensionality of the operation. This optimization significantly lowers hardware complexity while still effectively refining the illumination estimation.

One of the key advantages of this approach is its ability to **preserve edges** while eliminating unwanted artifacts. By assigning lower weights to pixels that differ significantly from their surroundings, the filter ensures a natural and visually appealing enhancement. Additionally, the refined illumination [11] values are carefully adjusted to remain within a valid range, preventing unwanted distortions and ensuring that details are well-preserved.

To further improve visibility, the refined illumination undergoes a **contrast enhancement** step [3], which adjusts brightness and improves contrast without introducing unnatural effects. Finally, the enhanced illumination is combined with the reflectance information to reconstruct a **visually enhanced image** that retains fine details while improving brightness and clarity.

This method is particularly effective for low-light image enhancement, as it ensures a balanced improvement in brightness, contrast, and detail preservation [7], leading to clearer and more visually appealing images.


3 Block diagram



The block diagram illustrates a **Retinex-based low-light image enhancement framework** that improves visibility by estimating illumination and reflectance while preserving essential details. The process begins with a **low-light RGB image input**, where the **maximum intensity channel** is extracted to approximate illumination, based on the assumption that at least one color channel captures sufficient brightness. Simultaneously, a **coarse illumination estimation** is generated as an initial approximation of the lighting conditions. To enhance accuracy, an **edge-preserving filter** is applied, which smooths illumination variations while retaining sharp edges, preventing distortion in the final output. The refined illumination obtained from this step provides a more reliable estimate of the lighting distribution in the image. Next, the system computes **reflectance** using the **Retinex model**, where the original image is divided by the refined illumination, enhancing details while balancing brightness variations. This refined illumination is then **modified and mapped** using a transformation function to adjust brightness and contrast, ensuring a more natural and visually appealing output. The final result is an **enhanced**

image with improved clarity [9] and visibility, making it ideal for applications such as **night vision, ADAS, remote sensing, and surveillance**. This efficient approach ensures real-time performance while maintaining computational feasibility, making it well-suited for **FPGA and embedded system implementations**.



4.Circuit diagram



The image displays an **RTL (Register Transfer Level) schematic** of an image processing module designed in **Xilinx Vivado 2023.2**. This hardware implementation appears to be **based on the Retinex model** for image enhancement, as suggested by the project name "retinex." The circuit comprises several key components, including **multipliers (RTL_MULT)**, **registers (RTL_REG)**, **adders (RTL_ADD)**, and **synchronization blocks (RTL_REG_SYNC)**, all working together to process input pixel data efficiently. Multipliers handle intensity scaling and normalization, while adders perform arithmetic operations for contrast enhancement. Registers and synchronization blocks ensure proper data alignment and prevent timing mismatches during real-time processing. The design takes **pixel input values**, processes them through various computational stages, and produces **enhanced pixel output**, with a **valid_out** signal indicating the readiness of the processed data. Optimized for **real-time applications**, this **FPGA-based implementation** is well-suited for tasks **such as Advanced Driver Assistance Systems (ADAS) and remote sensing**, where effective low-light image enhancement is essential. The structured


design demonstrates a balance between computational efficiency and image quality, making it ideal for high-performance applications.

5.Results



As synthesis and implementation complete, DRC violations, timing values, utilization percentages, and power estimates are also populated

Using the matlab tool we can view the output of enhanced images



6.Conclusion

Real-time low-light image enhancement is critical for a wide range of applications, particularly in fields like advanced driver assistance systems, remote sensing, and object tracking. Retinex-based algorithms have proven to be effective in simulating human visual perception to enhance visibility in challenging lighting conditions.

However, their complex mathematical computations often present significant challenges in hardware implementation, making them resource-intensive. To address this, our proposed approach introduces a novel Retinex-based algorithm that incorporates a low-cost edge-preserving filter, optimizing the illumination estimation process. By making approximations to reduce hardware complexity, our method ensures an efficient, cost-effective solution while preserving image quality, making it suitable for real-time implementation in practical scenarios.

7.References

- [1] H. Wang et al., "SFNet-N: An improved SFNet algorithm for semantic segmentation of low-light autonomous driving road scenes," IEEE Trans. Intell. Transp. Syst., vol. 23, no. 11, pp. 21405–21417, Nov. 2022.
- [2] E. Khatab, A. Onsy, M. Varley, and A. Abouelfarag, "Vulnerable objects detection for autonomous driving: A review," Integration, vol. 78, pp. 36–48, May 2021.
- [3] W. Wang, X. Wu, X. Yuan, and Z. Gao, "An experiment-based review of low-light image enhancement methods," IEEE Access, vol. 8, pp. 87884–87917, 2020.
- [4] D. J. Jobson, Z. Rahman, and G. A. Woodell, "Properties and performance of a center/surround retinex," IEEE Trans. Image Process., vol. 6, pp. 451–462, 1997.
- [5] D. J. Jobson, Z. Rahman, and G. A. Woodell, "A multiscale retinex for bridging the gap between color images and the human observation of scenes," IEEE Trans. Image Process., vol. 6, pp. 965–976, 1997.
- [6] X. Guo, Y. Li, and H. Ling, "LIME: Low-light image enhancement via illumination map estimation," IEEE Trans. Image Process., vol. 26, pp. 982–993, 2017.
- [7] Y. Shin, S. Jeong, and S. Lee, "Efficient naturalness restoration for non-uniform

- illumination images,” *IET Image Process.*, vol. 9, no. 8, pp. 662–671, 2015.
- [8] Y. Gao, H.-M. Hu, B. Li, and Q. Guo, “Naturalness preserved nonuniform illumination estimation for image enhancement based on retinex,” *IEEE Trans. Multimedia*, vol. 20, no. 2, pp. 335–344, Feb. 2018. [9] C. Wei, W. Wang, W. Yang, and J. Liu, “Deep retinex decomposition for low-light enhancement,” in *Proc. Brit. Mach. Vis. Conf.*, 2018, pp. 1–12.
- [9] Y. Jiang et al., “EnlightenGAN: Deep light enhancement without paired supervision,” *IEEE Trans. Image Process.*, vol. 30, pp. 2340–2349, 2021.
- [10] R. Liu, L. Ma, J. Zhang, X. Fan, and Z. Luo, “Retinex-inspired unrolling with cooperative prior architecture search for low-light image enhancement,” in *Proc. IEEE Conf. Comput. Vis. Pattern Recognit.*, 2021, pp. 10561–10570.
- [11] G.-D. Fan, B. Fan, M. Gan, G.-Y. Chen, and C. L. P. Chen, “Multiscale low-light image enhancement network with illumination constraint,” *IEEE Trans. Circuits Syst. Video Technol.*, vol. 32, no. 11, pp. 7403–7417, Nov. 2022.
- [12] D. I. Ustukov, Y. R. Muratov, and V. N. Lantsov, “Modification of retinex algorithm and its stream implementation on FPGA,” in *Proc. 6th Mediterr. Conf. Embed. Comput. (MECO)*, 2017, pp. 1–4.
- [13] J. W. Park et al., “A low-cost and high-throughput FPGA implementation of the retinex algorithm for real-time video enhancement,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 28, no. 1, pp. 101–114, Jan. 2020.
- [14] P. Ambalathankandy, A. Horé, and O. Yadid-Pecht, “An FPGA implementation of a tone mapping algorithm with a halo-reducing filter,” *J. Real-Time Image Process.*, vol. 16, no. 4, pp. 1317–1333, Aug 2019 (PRIME'2006), June 2006.