

test Project Status			
<b>Project File:</b>	decoder_sel.xise	<b>Parser Errors:</b>	No Errors
<b>Module Name:</b>	test	<b>Implementation State:</b>	Placed and Routed
<b>Target Device:</b>	xc6slx4-2tqg144	• <b>Errors:</b>	No Errors
<b>Product Version:</b>	ISE 14.7	• <b>Warnings:</b>	No Warnings
<b>Design Goal:</b>	Balanced	• <b>Routing Results:</b>	All Signals Completely Routed
<b>Design Strategy:</b>	Xilinx Default (unlocked)	• <b>Timing Constraints:</b>	
<b>Environment:</b>	System Settings	• <b>Final Timing Score:</b>	0 (Timing Report)

<b>Current Errors</b>	<b>[-]</b>
<b>No Errors Found</b>	

<b>Current Warnings</b>	<b>[-]</b>
<b>No Warnings Found</b>	

Device Utilization Summary				<b>[-]</b>
<b>Slice Logic Utilization</b>	<b>Used</b>	<b>Available</b>	<b>Utilization</b>	<b>Note(s)</b>
Number of Slice Registers	0	4,800	0%	
Number of Slice LUTs	1	2,400	1%	
Number used as logic	1	2,400	1%	
Number using O6 output only	1			
Number using O5 output only	0			
Number using O5 and O6	0			
Number used as ROM	0			
Number used as Memory	0	1,200	0%	
Number of occupied Slices	1	600	1%	
Number of MUXCYs used	0	1,200	0%	
Number of LUT Flip Flop pairs used	1			
Number with an unused Flip Flop	1	1	100%	
Number with an unused LUT	0	1	0%	
Number of fully used LUT-FF pairs	0	1	0%	
Number of slice register sites lost to control set restrictions	0	4,800	0%	

Number of bonded IOBs	4	102	3%	
Number of RAMB16BWERs	0	12	0%	
Number of RAMB8BWERs	0	24	0%	
Number of BUFIO2/BUFIO2_2CLKs	0	32	0%	
Number of BUFIO2FB/BUFIO2FB_2CLKs	0	32	0%	
Number of BUFG/BUFGMUXs	0	16	0%	
Number of DCM/DCM_CLKGENs	0	4	0%	
Number of ILOGIC2/ISERDES2s	0	200	0%	
Number of IODELAY2/IODRP2/IODRP2_MCBs	0	200	0%	
Number of OLOGIC2/OSERDES2s	0	200	0%	
Number of BSCANs	0	4	0%	
Number of BUFHs	0	128	0%	
Number of BUFPLLs	0	8	0%	
Number of BUFPLL_MCBs	0	4	0%	
Number of DSP48A1s	0	8	0%	
Number of ICAPs	0	1	0%	
Number of PCILOGICSEs	0	2	0%	
Number of PLL_ADVs	0	2	0%	
Number of PMVs	0	1	0%	
Number of STARTUPs	0	1	0%	
Number of SUSPEND_SYNCs	0	1	0%	
Average Fanout of Non-Clock Nets	1.33			

Performance Summary				[-]
<b>Final Timing Score:</b>	0 (Setup: 0, Hold: 0)	<b>Pinout Data:</b>	Pinout Report	
<b>Routing Results:</b>	All Signals Completely Routed	<b>Clock Data:</b>	Clock Report	
<b>Timing Constraints:</b>				

Failing Constraints	[-]
All Constraints Were Met	

Clock Report	[-]
Data Not Yet Available	

Detailed Reports						[-]
Report Name	Status	Generated	Errors	Warnings	Infos	

Synthesis Report	Current	Fri Dec 25 16:38:22 2020	0	0	1 Info (1 new)
Translation Report	Current	Fri Dec 25 16:38:32 2020	0	0	0
Map Report	Current	Fri Dec 25 16:38:43 2020	0	0	6 Infos (0 new)
Place and Route Report	Current	Fri Dec 25 16:38:51 2020	0	0	2 Infos (0 new)
Power Report					
Post-PAR Static Timing Report	Current	Fri Dec 25 16:38:57 2020	0	0	4 Infos (0 new)
Bitgen Report					

Secondary Reports			[-]
Report Name	Status	Generated	
ISIM Simulator Log	Out of Date	Fri Dec 25 16:36:01 2020	

**Date Generated:** 12/25/2020 - 21:49:53