and4 Project Status (12/25/2020 - 02:58:55)						
Project File:	and4.xise	Parser Errors:	No Errors			
Module Name:	and4	Implementation State:	Placed and Routed			
Target Device:	xc6slx4-2tqg144	• Errors:	No Errors			
Product Version:	ISE 14.7	• Warnings:	No Warnings			
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed			
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:				
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)			

Current Errors	[-]
No Errors Found	

Current Warnings	[-]
No Warnings Found	

Device Utilization Summary					
Used	Used Available		Note(s)	ote(s)	
0	4,800	0%			
1	2,400	1%			
1	2,400	1%			
1					
0					
0					
0					
0	1,200	0%			
1	600	1%			
0	1,200	0%			
1					
1	1	100%			
0	1	0%			
0	1	0%			
0	4,800	0%			
	Used  0 1 1 1 0 0 0 0 1 1 0 1 1 0 0 1 1 0	Used Available  0 4,800  1 2,400  1 2,400  1 0  0 0  0 1,200  1 600  0 1,200  1 1  1 1  0 1  1 1  0 1	Used         Available         Utilization           0         4,800         0%           1         2,400         1%           1         2,400         1%           0         0         0           0         0         0           1         600         1%           0         1,200         0%           1         1         100%           0         1         0%           0         1         0%           0         1         0%	Used         Available         Utilization         N           0         4,800         0%           1         2,400         1%           1         2,400         1%           0         1         0           0         0         0           1         600         1%           0         1,200         0%           1         1         100%           0         1         0%           0         1         0%           0         1         0%	

Number of bonded IOBs	5	102	4%	
Number of RAMB16BWERs	0	12	0%	
Number of RAMB8BWERs	0	24	0%	
Number of BUFIO2/BUFIO2_2CLKs	0	32	0%	
Number of BUFIO2FB/BUFIO2FB_2CLKs	0	32	0%	
Number of BUFG/BUFGMUXs	0	16	0%	
Number of DCM/DCM_CLKGENs	0	4	0%	
Number of ILOGIC2/ISERDES2s	0	200	0%	
Number of IODELAY2/IODRP2/IODRP2_MCBs	0	200	0%	
Number of OLOGIC2/OSERDES2s	0	200	0%	
Number of BSCANs	0	4	0%	
Number of BUFHs	0	128	0%	
Number of BUFPLLs	0	8	0%	
Number of BUFPLL_MCBs	0	4	0%	
Number of DSP48A1s	0	8	0%	
Number of ICAPs	0	1	0%	
Number of PCILOGICSEs	0	2	0%	
Number of PLL_ADVs	0	2	0%	
Number of PMVs	0	1	0%	
Number of STARTUPs	0	1	0%	
Number of SUSPEND_SYNCs	0	1	0%	
Average Fanout of Non-Clock Nets	1.00		_	_

Performance Summary						
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Repor	rt		
<b>Routing Results:</b>	All Signals Completely Routed	Clock Data:	Clock Repor	t		
<b>Timing Constraints:</b>						

Failing Constraints	[-]
All Constraints Were Met	

Clock Report	[-]
Data Not Yet Available	

Detailed Reports						[-]
Report Name	Status	Generated	Errors	Warnings	Infos	

Synthesis Report	Current	Fri Dec 25 02:57:02 2020	0	0	0
Translation Report	Current	Fri Dec 25 02:58:38 2020	0	0	0
Map Report	Current	Fri Dec 25 02:58:44 2020	0	0	6 Infos (6 new)
Place and Route Report	Current	Fri Dec 25 02:58:49 2020	0	0	2 Infos (2 new)
Power Report					
Post-PAR Static Timing Report	Current	Fri Dec 25 02:58:54 2020	0	0	4 Infos (4 new)
Bitgen Report					

Secondary Reports				
Report Name	Status	Generated		
ISIM Simulator Log	Current	Fri Dec 25 03:16:39 2020		

**Date Generated:** 12/25/2020 - 21:58:27