

counter Project Status (12/25/2020 - 21:55:57)			
<b>Project File:</b>	counter.xise	<b>Parser Errors:</b>	No Errors
<b>Module Name:</b>	counter	<b>Implementation State:</b>	Synthesized (Failed)
<b>Target Device:</b>	xc6slx4-2tqg144	• <b>Errors:</b>	✖ 1 Error (0 new)
<b>Product Version:</b>	ISE 14.7	• <b>Warnings:</b>	No Warnings
<b>Design Goal:</b>	Balanced	• <b>Routing Results:</b>	
<b>Design Strategy:</b>	Xilinx Default (unlocked)	• <b>Timing Constraints:</b>	
<b>Environment:</b>	System Settings	• <b>Final Timing Score:</b>	

Current Errors	[-]
<b>Synthesis Errors</b>	
ERROR:HDLCompiler:926: - "E:\ITI intake 41\LABS\VHDL\counter\counter.vhd" Line 18: Multiple wait statements in one process are not supported in this case.	

Current Warnings	[-]
<b>No Warnings Found</b>	

Detailed Reports						[-]
Report Name	Status	Generated	Errors	Warnings	Infos	
Synthesis Report	Current	Fri Dec 25 21:55:56 2020	✖ 1 Error (0 new)	0	0	
Translation Report						
Map Report						
Place and Route Report						
Power Report						
Post-PAR Static Timing Report						
Bitgen Report						

Secondary Reports			[-]
Report Name	Status	Generated	
ISIM Simulator Log	Out of Date	Fri Dec 25 20:56:27 2020	

**Date Generated:** 12/25/2020 - 21:55:57