

case_syn1 Project Status (12/25/2020 - 21:46:47)			
Project File:	case_syn1.xise	Parser Errors:	No Errors
Module Name:	case_syn1	Implementation State:	Placed and Routed
Target Device:	xc6slx4-2tqg144	• Errors:	No Errors
Product Version:	ISE 14.7	• Warnings:	No Warnings
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)

Current Errors	[-]
No Errors Found	

Current Warnings	[-]
No Warnings Found	

Device Utilization Summary				[-]
Slice Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Registers	0	4,800	0%	
Number of Slice LUTs	4	2,400	1%	
Number used as logic	4	2,400	1%	
Number using O6 output only	4			
Number using O5 output only	0			
Number using O5 and O6	0			
Number used as ROM	0			
Number used as Memory	0	1,200	0%	
Number of occupied Slices	2	600	1%	
Number of MUXCYs used	0	1,200	0%	
Number of LUT Flip Flop pairs used	4			
Number with an unused Flip Flop	4	4	100%	
Number with an unused LUT	0	4	0%	
Number of fully used LUT-FF pairs	0	4	0%	
Number of slice register sites lost to control set restrictions	0	4,800	0%	

Number of bonded IOBs	22	102	21%	
Number of RAMB16BWERs	0	12	0%	
Number of RAMB8BWERs	0	24	0%	
Number of BUFIO2/BUFIO2_2CLKs	0	32	0%	
Number of BUFIO2FB/BUFIO2FB_2CLKs	0	32	0%	
Number of BUFG/BUFGMUXs	0	16	0%	
Number of DCM/DCM_CLKGENs	0	4	0%	
Number of ILOGIC2/ISERDES2s	0	200	0%	
Number of IODELAY2/IODRP2/IODRP2_MCBs	0	200	0%	
Number of OLOGIC2/OSERDES2s	0	200	0%	
Number of BSCANs	0	4	0%	
Number of BUFHs	0	128	0%	
Number of BUFPLLs	0	8	0%	
Number of BUFPLL_MCBs	0	4	0%	
Number of DSP48A1s	0	8	0%	
Number of ICAPs	0	1	0%	
Number of PCILOGICSEs	0	2	0%	
Number of PLL_ADVs	0	2	0%	
Number of PMVs	0	1	0%	
Number of STARTUPs	0	1	0%	
Number of SUSPEND_SYNCs	0	1	0%	
Average Fanout of Non-Clock Nets	1.27			

Performance Summary				[-]
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report	
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report	
Timing Constraints:				

Failing Constraints	[-]
All Constraints Were Met	

Clock Report	[-]
Data Not Yet Available	

Detailed Reports						[-]
Report Name	Status	Generated	Errors	Warnings	Infos	

Synthesis Report	Current	Fri Dec 25 21:42:54 2020	0	0	0
Translation Report	Current	Fri Dec 25 21:46:24 2020	0	0	0
Map Report	Current	Fri Dec 25 21:46:32 2020	0	0	6 Infos (0 new, 0 filtered)
Place and Route Report	Current	Fri Dec 25 21:46:40 2020	0	0	2 Infos (0 new, 0 filtered)
Power Report					
Post-PAR Static Timing Report	Current	Fri Dec 25 21:46:46 2020	0	0	4 Infos (0 new, 0 filtered)
Bitgen Report					

Secondary Reports			[-]
Report Name	Status	Generated	
ISIM Simulator Log	Out of Date	Fri Dec 25 21:41:54 2020	
Post-Translate Simulation Model Report	Out of Date	Fri Dec 25 02:53:45 2020	
Post-Map Static Timing Report	Out of Date	Fri Dec 25 02:53:54 2020	
Post-Map Simulation Model Report	Out of Date	Fri Dec 25 02:55:27 2020	

Date Generated: 12/25/2020 - 21:46:47