Multiple inve processors

-> Explorting ILP with multiple issue

3 multiple inve approaches:

- · Dynamically sheduled supen scalar puccessons
- · VIIW (very loy us ho dior word)
 · statically scheduled superscolor publicans

Ly Statically scheduled spenscalar pucceron

Tis purcumen typically issues in once a variable humber of ustructions pen clock cycle up to a limit the corresponds to the number of parallel pipelius which are implemented. It's variable for two measons:

- · the multiple pipelies are not exactly alike.
- · it is not bossison to bonner stalls que to data hazands among successive instructions.

L. Dynamically Schedule Superscalan puocenous.

These weed to fetch multiple word. / cycle which is highly couplex due to branches.

Also, weed to insue multiple instr. in the same cycle is very couplex as just n. may depend on one another. Two different approaches have been used:

- . Pur the step in a function of the whole clock cycle for each instruction (not easy for ? 2 notn).
- · Build the necessary logic to non simultaneously two on more instructions, including dependences among them.

Banic strategy to update the insue logic;

1. Assign a Reonder buffer and a usernation station for every instruction that might be issued in the next bundl.

2. Find all dependences among them (in the bundle)

3. If a dependence is found, the arrighed ROB entry number should be used to upobete the unservation table for the dependent instruction.