## Instruction-level Payallelism (Principles)

-> Pipelining

Generic task is convented into subtants

---> RISC instruction set

Reduced Iustruction Set Computer.

Suppenties:

operations that affect the memory are the stone and load.

- operations on obta and another and that apply to obto on negisters.

- instructions formats are few a number.

## L> Non-pipeliud implementation of RISC is.

- 1. Instruction fetch uses value of PC to get instruction from IR ( instr. negoster.
- 2. Instruction decode/wegisten fetch cycle: unstruction is decoded, buanch instruction is coupleted and the end of this cycle.
- 3. Execution / effective addus cycle: All actions (memony reference, negosten-to-negosten on negosten-immediate).
- 4. Remony Access; board our stour operation based on puerious cycle. Show is completed out the end of this cycle.
  - 5. Write bac4: flu we sold of we so ten to ugoden, and is te on local ow written into we sosten of the

negisten bank.

# -> Clarrical 5-stage pipeline for a RISC processore

#### Observations;

- Sepenate instruction and dota memories, which means there is no conflict between IF and MEM, stages.
  - Register bould is accessed in two stages, the ID for weading and will for writting. Register write is performed in the first half of the clock yell and negister in the second half.
- PC is updated every clock cycle in the IF stage.
  Potential business tonget address is computed during the ID
  stage.

At the end of each stage, there are negisters for temponomy stonage. At the begginning of every clock cycle, the presults from a given stage are stoned into negisters that one used as inputs for the most stage.

# -> Majon hundles of pipelming

3 classes of hazonds:

- structural hazards: handware conflicts in overlapper executions.
- results of the purvous instruction
- control hazands: prianch instructions and other instructions that affect the PC.

Mazands may begoine to stall the pripeline in order to avoid the hazand. All instructions before the One that is Halled one also stalled, but the own after one not. No new instruction is fetched.

### -> Dota hazands

Jiming of instruction can usulf in objet hazands (volve (alculated in one instruction is needed night after).

Solution? Forwarding (bypaming on short-circuiting) It wonles as follows:

- Alu neoult from EX/NEM and MEMIWB and always few bacy to the ALU inputs. The forwarding nanowoul takes care of schoosing the connect upon for the ALU (the fonwarded volve on register volve)
  - Also, some values may used to be forward from the o'cta memory output into the data memory inputs.

Still, some dotta nazanos can only be solved with stalks. Our welds to add special handware (alled pypelne intenlock to pueserve the execution pattern, which stalls the pypeline until the hazard disappears.

### -> Coulned hazomas

Puldicted - unta View - tuent every broman as untaken. If the buanch is taken, the fet dud instruction is homed into a no -op instruction and the 1... instanted at the tanget addurs

Pudict taken - the buanch tonget address in Vision before the buanch outcome.

Delayed branch -> the instruction right often.
The job of the coupilor is to make the sequencial orders or instruction valid and useful.

The job of the coupilor is to make the sequencial orders or instruction created before the broad independent.

The promotion of that the broad points to (if there is no broads, one extra instruction is executed)

from fall-though: instruction that will be executed went if the broads is not taken

As pyrelines go deeper, delayed buanches and other scheemes are insofficient. 2 solutions:

- law-cost static schemes: why on information considered by cut compiler time, and have a bias towards taken or not taken.

taken on not taken.

- dynamic schemes: methods to predict during

methods.

The simplest dynamic branch-prediction uses a buanch prediction buffer (BPF). It's a small memory indexed by the lower pant of the address of the branch that states whether the branch was necestly taken on not

2-bit raudiction scheme state diagram.

taken Wot taken Predict taken Purdict taken 10 11 taken Not tayen Laken not Jayan Pueduct Pulous not taken taken 01 00 taken not tallen