-> Tomasulo's al gonithm

RAW highauos are removed by executing an instruction only when its operands are available.

WAT and WAW harands are eliminated by register renaming.

Register renaming is purvided by reservation stations, which buffer the openands of instructions waiting to be executed. The basic idea is that a reservation station fetcher and buffers an oriented as soon as it's available, eliminating the need to get the openand from a register of the negiter ban i.

These resonations tations lead to two reportant puoper ties:

- · hazand detection and hazand coutro? are distributed
- from reservation stations where they are buffered, wather than going through the registers of the registers bon 4. (Ponumora va)

Mos / it features distributed Rs; openands are farming to multiple Rs; intered of using a centralized myster bank.

It also uplements in-onder issue but out-of-ouder ustruction couple tion.

4 Jomasulo Pipeliu Prases

- · IF: fetcle wext with into FIFO of pending instruction
- · Issue: get wert with from head of queue. If a

a matching unsenduor stand with the operand values if they are connently sowed in registers of the register bank. Otherwise, tracking of the Ructoual units which will presence tuse operands in performed.

(no raw) and FU is fuer, execute. FP reservation stations may be chosen arbitrarily. If not, the uservation station mourous the common data bus four the uservation to become available.

· Wr ite world: The FU writes the world to the CDB (to all the wesewadion stations worting for it) and to the register bank. Also, the wornship station is marked as fine.

Le How load and show are exemped:

- · load and show courists of 2 steps:
 - effective address (EA) coloure hou
 - memory acces
- A (adown) which is calculated in step 1 (EA).
- Stone boffer Val field can be a R3 producing this value.
 - . ARS can be waiting for a load buffer.
 - Load: Adolus unit coloules EA.

 E4 is compared to A field of all active

 story nothers. If there is a match, we are

in a RAW and load is not sent to the load buffen until conflicting show completes.

-> store: Similar but must cheek fou conflicts in both load buffers (wan) and stock buffers (wan).

-> Mandwau - based spealation

with spealation, instructions are fetched, med and executed as if buarche predictions were always right. Dynamic scheduling only fetches and inves such instructions. Of course, mechanisms are related to hardly the situation where spealation terms out to be incorrect

Mu-based speculation combines 3 ideas:

- · dynamic buanch prediction (to predict)
- especulation, to allow the execution of instruction before the wouthood dependences are resolved.
- · dynamic scheduling to dual with the issuing of different combinations of these blocks.

Justructions can execute out-of-order but one forced to commit in-order. This sepanation is essential pecause instructions may finish executing before they are weary to commit,

Additional hondware is used to stone the neoults of completed not not committed yet - reorder buffer not - which is also used to pare nesults between instr.

puocesson state (memory, registers, ...)

Ly ROB structure

- buy: whether entry is occupied on free.

 type: type of us truckou (branch, lood, some on Azu)
- · destination location: destination registers on memory addr.
- · value: value of the austraction nearly (between coupletion and commitment)
 - · nody: if instruction has completed execution.

4 Justine otton phases using ROB

1- Issue: next ustruction is obtained from the head of the instruction aveve. If R3 and ROB shot are free, but won. is inseed to the station together with the operands values, if they are arrently saved in registers on ROB entries.

2. Execute: CBD is monitoned while wanting for the operands to be computed (prevent now). When openands are available, the operation is executed.

3. While purelt: when istr. coupletos, its written who CBD with the ROB entry Tag, to be written into the ROB and all RS. (Some > write the value to Value-field of shone's ROB entry If
no value available, maribor CBD).

4. commit: instruction attains the head of ROB and ready is set, the process or updates the negister of the register bonk and finishes. For a branch with wrong puedictor, the ROB is flushed and fetching is unstanted at the proper addium. Stone unites to memory.

Ly Proo and cous

Adoutages: Use FUS Host would otherwise be unexer.
- eliminate control harand stalls.

Potential disadouteges - cousins time and energy of wrongly spealated.

- upours HW and power.
- performance meduchion if spealative who. carses exceptional event. (cache mino)...)