# Data-level Paualelism

#### -> Types of data level panalitism

Aciseo when multiple data items are processed at the same time. Two different anchitechnes SIND and MND, where SIND is more evergy efficient and the programmer can still think sequentially.

Turel variations of SIMD:

- · vector anchidectures: pipelined execution of many data openations.
- · multimedia instruction set extensions: panallel execution of data openations found today in most anchitectures
- as copuocomons.

#### > Vector anchitechous

Grabs sets of date elevents scattered about memory and transper them into large sequential register banks and operate on those through matrix oriented computations.

Parmany couponents of VHIPS infuction anchideching

Nector registers: each vector register holds a single vector. UTIPS has 8 vector resisters holding

64/64- Dit www 1 eveneurs. (10 mod pours, & with ponts)

- · vector functional units: each unit is fully pipelized and may stant an openation eveny cycle.
- · vector load (show unit: loads from on shows to memory a data vector. VIIIPs moves one word per cycle. Also handler scalar loads and shows.
- functional units. Mold addums to part to vector lood ( show unit. VMIPs has 32 general purpose negisters and 32 fp registers, all 64-bit wide.

The independence of elements within a vector instruction set allows scaling the functional units without carrying out additional dependency checks as superscalar require.

Pipeline stalls are reported only ouce per vector instruction mathem than ouce per vector element.

The execution time of a sequence of vectors openations depends primarily on three factors:

- . length of the openand vectors
- · wmber of structural hazands and their wind
- · data dependences among successive operations

Assume that VTIPS has all fundious units having a single pipeline with an initiation rate of one element pen clock cycle for judividual aperation, how the execution time for a single vector operation

is approximately the vector agri.

Convoy: set of vector instructions that can be potentially executed together and must not contain any structural hazands.

### -> Multiple loves

UMIPS instruction set has a purposity to only allow element U of our vector negister to take pant in openations with element 4 of another vector register.

Multiple porallel lans nauces the number of clock cycles. Each lane contains a pourion of the vector negister bank and one execution ripeline from each vector functional unit.

# -> Vector leigth negisters: loops size

VL (vedou lugh registers) coulmols the length of any vector operation including loads and shows. VL Only won't when the weal vector length is 5 to the maximum vector length (MNL). When its larger, a technique Unawn as othis mining is applied.

#### -> Vector mask negisters: conditions in loops

The vector mast coutrol uses a boolean vectou to coutrol the execution of a vector wstruction.

When vector mask register is enabled (VH), any vector us the diors operate only on vector elements whose entry in VM is one.

-> Memory banks: supporting bondarith for lood and stare
Stant-up Time for loods and stows is high.

To maintain an initiation note of our word fetched (should pen clock cycle, spurading accesses across multiple independent memory banks usually delivers the desired nate, because:

- that share the same main memory
  - load and show would whose addures and upondent bank addured we would upondent bank addured
  - and independent address control to them.

# -> Stride: mult. Omusion orneys

Stricte is the distance separating elements to be gathered in a single megister.

Ouce a vector is loaded into a vector register, it acts as if its successive elements and adjacent, that is, a vector procusion can stricter greater than one provided that them are load and stare instructions with strict capabilities. (VMIPS -> LVW3 e SVW3).

A bank conflict might occon if:

g.cd(strid, wm. banus) < bomu buzy Time.

#### -> Gathen-scatten

Primary machanism for marking and

gathen-scatter using index vectors.

Cather: operation takes an index vector and fetches the vector whose elements are at the addresses given by adding a base address to the offsets showed in the index vector. —> deuse vector

Scatton: Operation that sends back to memory the elements operated in this dense form, using the same index vector.