-> Implementation of classical 5-stage pipeline.

In ander for the contral circuit to work properly, the control signals must be set to the connect values at each stage for each instruction. The simpled way to do this is to extend the pipeline agostens to include control information.

Data hazanos can be solved by forwarding and have classifications:

- . ID hazard: the contents of a negister and required by a begin and has been modified by a puion instruction and it's ypacted value is should ina ID/EX, EXIMEN on MEN/WB properior Legisten.
- · Ex narand: the contents of a negister and uguind by an instruction and it's upoped value is in EXIMEM on HEM (WB pipeline wagusten.

11 MEN/WBonly Pipelius register.

Not all data hazands can be solved with forwarding There is still the need for stall when the instruction afflier a 'load' fires to wood the same wegister which is written by it, which is only solved by a stall. If the wext instruction is a nu ... «Les in meded. Il it's a begi two stells

-> Exceptions

Control is the most challenging pant of purcenson design. It weeds allowing exceptions on internupts other than branches and jumps.

These exceptions can be classified in 5 semi-independent casegories:

- synchronous us asynchronous: sync events occur at the samp place every time the puosuan is exemted. Asyinc may occor anywhere within the puosnam and and handled after the execution of the women instruction.
- usu uguested us coenced: usen exceptions and purdicted. Coenced and course by handwork event that the purgnam does not control.
- maleable is non-malloable: some exceptions allow the pur gram to choose the moment the horawance werponds to them.
- pureut the execution of the functions: an event may pureut the execution of the function (software on hondware lurel), and they am sync. Async that occur withing instructions cause purgnam termination.
- resome us terminate: exceptions that do not regular the purginan to mesome after handled are easy to implement because them is no need to restout the purgram.

When an exception is sorviced, the pypeline control must take the following steps to some the program state and allow resome:

- 1. Save PC value. All montrable exceptions at the same on lower puronity are disobled.
- 2. All successed my instructions and itself (if its within) are turned into no-op instructions. The others are allowed to complete.
- 3. When the exception service norther stants executing, the PC value gets updated to the conned one 4. After the execution, when from exceptor instructions we have the PC value and made of execution.

Two main methods for communicating the meason of the exception:

- couse régisters: status régister holding a field describing the couse for our exception.
- for service of the exceptions. Each entry point address is amociated with a particular exception.

-> Multuycle operations in classical 5-stage pipelme.

FP operations generally take mow than one cycle to execute, as well as integer multiplication and divisions.

FP instructions have the same pipeline with 2 differences:

- the Excycle may be uppeated on many trues - there may be multiple finction units. ueeded.

Four sepenate fonctional units will be considered:

- · main integer unit (basic AW operations)
- · FP and integer multiplier
- · FP adden (addition), subtractions and data type cowensiono)
- · FP and integen dividen.

The following observations are in order:

- -> FPdivision/integer dusion unit is not populated, structural hazands can occur.
- -> not all instructions have the same execution time, the number of register writes in the same block may be
 - langer.

 data hazands are possible and more fuguered
 - -> instructions coupleting in different order will give nise to publicus when dealing with exceptions.

In centain cases of data hazands with there can be wrong woulds. For example, a burnch followed by a division before the target, in a delayed buanch scheme there