# Instruction level Panalelism (Complements)

## -> Efficiency of piplining

Dequee success by nunning a program in appelied puocenon:

> CPI pug - CPI ideal + structural stalls + data stalls+ eoutnol stalls.

How no exploit IIP with two different approaches pauallelism at coupile Ture.

· relying on nondware to help discover and exploit dynamically the inherent paudlelism during execution.

#### > Dota appendences and hazands

3 types of dependences:

- data dependences
- control dependences

#### L) Data dipendences

Two instructions have data dependencies with values produced by injured by another on a chain of Ipendencies.

Whether a given dependence purouvers a hazand and whether that hazand causes a stal are properties of the pipeline organization.

Data dependence conveys there ideas:

- the possibility of a nazand
- · the order the results must be computed · now much pouralelism can be exploited

They can be overcome in two ways;

- · maintaining dependence but avoiding horsand
- · eliminating dependence by thansforming the code. (schooling the code)

# 4. Name dependences

Happens when two instructions Use the some negoster on memony location, called name, without any flow of information tou; y peace between them. Two types:

- · an autidependence occurs when an unstruction unites to a register on merony location that the other istruction reads. Instruction ordering must be purserved.
- · an output dependence occurs who both instructions write to a negister / memory location. The onginal ouden must be pursenved.

Renaming can be used for register openands.

### La Data hazands

Exist whenever there a data dependence between instruction and they are close enough to sewert a change in Order of access to the openand involved in the dependence. They can be classified in times different

categories:

operand before i writes a value to it, so j gets the wrong value. Most common, time data dependence.

·WAW (write often write): two operations white and the writey value is written. Output dependence.

WAR (work after wead): I ture do white a a volup ho an openand before i neads it, so i gets a wrong whe. It cannot occur is most static inve pipelius.

## -> Control dependences

A coumol dependence determines the outening of as instruction i with unped to a branch. Two constraints one in guerd imposed by control dependences:

an instruction that in controll dependent on a buanch caused be moved before the buanch so that its execution is no larger condulled by the buanch.

an instruction that is not control dependent on a branch, cannot be moved after the branch so that its exception is controlled by the branch.

## -> Tournament purdictors

Type of buanch pudiction that uses a bounnamment between defenent purdiction mechanisms. Typically uses two one more roundictors, such as local or global history purdiction and their selects the past purdiction among them.

# -> Dinamic Schooling

In-onder instruction issue and execution can generate date dependences that cannot be solved by forwarding, so the inventocking unit states the pripeline.

Dynamic shedding is another way of addressing fu problem where the handware wearages the order of execution while maintaining data flow.

- allows cod to be run on different pipelins.
- enables handling of dependencies unknown at coupile tur
- · allows the processor to cope with impuedicted delays, such as cache minses.

A pipline with these features performs out-of-order execution, which introduces the possibility of WAR and WAW nazanas which d'a not exist in the classical 5-they pipelin Also creates complications in hondling exceptions

To allow out-of-ouder executions, the ID stege of the classical 5-stage pipelice is applit into two steges
- issue > instruction according and checking for structural razands.

· was operands -> waiting until all date harmons are cleaved before neady the openands.

#### -> Scowboanding

The good of a scomboard is to try and maintain an execution rate of one instruction per clock gale, provided there are not structural hazards.

When an instruction which has been inved is stalled,

other instructions in the purcersing table that do not depend on any active on stalled instruction, are looked up in the purcarring table and if one is found, it is executed.

When an instruction is fetched, its scomboand entry is updated to indicate that its in the fetch stage. As the instruction moves through the pipeline, its scomboand entry is updated to inflect its pagners.

Steps au instruction goes though un a scomboard control:

1. inse , instruction is fetched from memory and assigned to a someboard entry. The someboard upobles the entry stage to the instr. fetch stage.

every is youted to unic ate the instruction is in the decode stage. If that instruction is dependent on a reguster /momony location that is not nearly, the instruction is held on the pipeline until data is available.

3 execution -> the instruction is executed. When the until is nearly, it notifies the scoreboard that it has completed the operation.

functional unit was terminated its openation, it checks for WAR hasonass and, if agained, pureus the restruction from couple Fung.

Scoulboand internal data structure:

instruction states: take with as many entries as the number of instructions under processing. It specifies which of the four steges the instruction is in.

functional unit states: tobbe with as many entrues as the number of functional units.

many fields as ugisters in the bank. Indicates which functions.

Unit well write the register if an active instruction has the register or its destination.