



# >> Computer Prototype <<


op code	operand	Address
---------	---------	---------

- Fetch
- decode
- execute



00  $A \leftarrow R$

01 LD Immediate (data)


10 LD Address.



Instruction address.




$\leftarrow R$   
 $\leftarrow W$   
 $\leftarrow E$



Multiplexer (MAR)




$T_0$	$T_3q_2$	$L_{MAR}$	$E_1$	$S_1$
1	x	1	1	0
x	1	1	1	1

$T_0$  PC  
 $T_1$  PC+1



op code

op | operand  
data or address.



Operation  $\rightarrow$   $q_n \dots q_2 q_1 q_0$

- $L_{MAR} = T_0 + T_3q_2$
- $S_1 = T_3q_2$
- $E_1 = T_0 + T_3q_2$


[Memory Enable Line]

- $E = T_1 + T_3q_2$
- $R = T_1 + T_4q_2$

[Increment PC] - INC =  $T_1$

[Transfer to IR]

- $G_1 = T_2$  (gate on/off)
- $L_2 = T_2$



Control Unit.

Control signals.

- $\rightarrow$  load
- $\rightarrow$  clear
- $\rightarrow$  increment

Multiplexer (A)

$T_3q_0$	$T_3q_1$	$T_3q_2$	$L_A$	$E_2$	$S_2$
1	x	x	1	1	1
x	1	x	1	1	0
x	x	1	1	1	0

- $L_A = T_3q_0 + T_3q_1 + T_3q_2$
- $E_2 = T_3q_0 + T_3q_1 + T_3q_2$
- $S_2 = T_3q_0$

[Reset (Timing Counter)]

- Result =  $T_3q_0 + T_3q_1 + T_3q_2$

-  $T_3q_0: A \leftarrow R$

-  $T_3q_1: T \leftarrow 8$

-  $T_3q_2: MAR \leftarrow MBR[\text{address}]$

① Fetch

② Decode

③ Execute

Condition	Operation.
$T_0$	- $MAR \leftarrow PC$
$T_1$	- $MBR \leftarrow M, PC \leftarrow PC+1$
$T_2$	- $IR \leftarrow MBR[\text{op-code}],$ $q_0 \dots q_n \leftarrow \text{Decode}[\text{op-code}]$

-  $T_4q_2: MBR \leftarrow M$  -  $T_5q_2: A \leftarrow MBR,$   
 $T \leftarrow 0$

operation	corresponding active signal of ID
$A \leftarrow R$	$q_0$
$A \leftarrow \text{operand}$	$q_1$
$A \leftarrow [\text{Address}]$	$q_2$
op_code	0 - 2