




UV Sensor




Humidity + Temperature Sensor



Temperature Sensor




DataFlash




Piezo Element




LED



12C Pull-ups



Flashing/Debug




RuuviTag


Pretty Capable Bluetooth Smart Sensor Beacon :P

<http://ruuvi.com>


Bluetooth Smart SoC




Power Source




Accelerometer



Ambient Light Sensor



Pressure + Temperature Sensor





The DA1458x can boot from external serial devices when the OTP memory is not programmed, to enable development of the application code. At power-up the system enters Development Mode, where the boot code decides which interface to boot from. Application note AN-B-001 describes the boot interface and the supported serial interfaces. DA1458x also provides the developer with the necessary information for realising the protocol required for establishing communication between an external device and the DA1458x.

To allow for maximum flexibility, a predefined number of pins are examined and utilised at boot time to communicate with external devices using the three serial interfaces available on-chip; UART, SPI and I2C. The pins are examined and the appropriate interface is selected. The DA1458x can boot from an external slave device and SPI can also be slave selecting to communicate with an external master.

Table 2: Comparison between external memory and OTP

	DA14580 with OTP usage	DA14580 without OTP usage
OTP		SPI Flash (W25Q64) EEPROM (24C02)
Supply voltage	0.9V ~ 3.5V	1.8V ~ 3.5V
Memory size	32 kB	128 kB
Peak read current (I _{CC} @ 1MHz)	0.6 mA	2 mA
Programming / Erase current	15 mA (only once during production)	15 mA
Time to mirror to SRAM (with 32 kB of data)	1.2 ms (1)	202.2 ms (2)
Energy consumption during mirroring to SRAM	2.3 μ J	365 μ J (using default 2 MHz clock speed for SPI)
Deep power down current	0 μ A (switched off during the sleep state)	1 μ A
Operating range	-40°C to +85°C	-40°C to +85°C



The DA14581 is optimized for deeply embedded applications such as health monitoring, sports measuring, human interaction devices etc. Customers are able to develop and test their own applications. Upon completion of the development, the application code can be programmed into the OTP. In general, the system has three functional modes of operation:

A. Development mode: During this phase application code is developed using the ARM Cortex-M50 environment. The compiled code is then downloaded into the system RAM or any external RAM by means of SWD (JTAG) or any serial interface (e.g. UART). Address 0x00 is remapped to the physical memory address 0x00000000. In this mode, the system is configured to read and execute code from RAM. This mode is enabled by application code, for debugging and on-the-fly testing.

B. Normal mode: After the application is ready and verified, the code can be burned into the OTP. When the system boots/awakes up, the DMA of the OTP is configured to read the code from the OTP and execute it. In this mode, the system is configured to read and execute code from the OTP. Once code execution is started, hence, in this mode, the system is auto-mono-mode, contains the required SW in OTP and is ready for integration into the final product.

C. Calibration mode: Between Development and Normal mode, there is an intermediate stage where the chip needs to be calibrated with respect to two important parameters:

- Programming of the Bluetooth device address
- Programming of the trimming value for the external 16 Mhz crystal.

This mode of operation applies to the final product and is performed by the customer. During this phase, certain fields in the OTP should be programmed.

There are four different power modes in the DA14580:

- **Active mode:** System is active and operates at full speed.
- **Sleep mode:** No power gating has been programmed, the ARM CPU is idle, waiting for an interrupt. PD_SYS is on, PD_PER and PD_RAD depending on the programmed enabled value.

- **Extended Sleep mode:** All power domains are off except for the PD_AON, the programmed PD_RRX and the PD_SR. Since the SysRAM retains its data, no OTP mirroring is required upon waking up the system.
- **Deep Sleep mode:** All power domains are off except for the PD_AON and the programmed PD_RRX. This mode dissipates the minimum leakage power. However, since the SysRAM has not retained its data, an OTP mirror action is required upon waking up the system.

The DA14581 has software-configurable I/O pin assignment, organized into ports Port 0, Port 1 and Port 2. Port 2 is only available in the QFN40 package.

- Port 0: 8 pins, Port 1: 6 pins (including SW_CLK and SWDIO), Port 2: 10 pins
- Fully programmable pin assignment (!)
- Selectable 25 kohm pull-up, pull-down resistors per pin
- Pull-up voltage either VBAT1V (BUCK mode) or VBAT1V (BOOST mode) configurable per pin
- Fixed assignment for analog pin ADC[3:0]
- Pins retain their last state when system enters the Extended or Deep Sleep mode.