
## Interrupts and Concurrency





## Synchronous I/O

```
while (1) {
   read_char_to_screen();
   update_screen();
}
```

scan code arrives

#### Problem!

```
while (1) {
   read_char_to_screen();
   update_screen();
}
```

scan code arrives

## code/glkeyboard

## Interrupts, Redux

Cause processor to pause what it's doing and immediately execute interrupt code, returning to original code when done

- External events (reset, timer, GPIO)
- Internal events (bad memory access, bad instruction)
  - Sometimes called "exceptions;" different in that they imply code has to do something about the instruction that was interrupted

## Concurrency

```
when a scan code arrives {
   add_scan_code_to_buffer();
}

while (1) {
   while (read_chars_from_buffer()) {}
   update_screen();
}
```

#### Last Lecture

8 different interrupts (we only care about one)

Processor specifies location (0x0) where it expects table of instructions, one per interrupt

- When an interrupt occurs, processor jumps to the corresponding instruction
- At that point, everything is software's responsibility

Interrupts are extremely valuable and seem simple, but getting them right requires using everything you've learned: assembly, linking, C, memory

# Interrupt Table (reminder)

```
vectors:
    ldr pc, reset asm
    ldr pc, _undefined_instruction_asm
    ldr pc, _software_interrupt_asm
    ldr pc, _prefetch_abort_asm
    ldr pc, data abort asm
    ldr pc, _reserved_asm
    ldr pc, _interrupt_asm 
    ldd pc, _fast_interrupt_asm
reset asm:
                              .word reset asm
_undefined_instruction_asm:
                              .word undefined_instruction_asm
_software_interrupt_asm:
                              .word software interrupt asm
_prefetch_abort_asm:
                              .word prefetch_abort_asm
_data_abort_asm:
                              .word data_abort_asm
reserved asm:
                              .word reset asm
interrupt asm:
                              .word interrupt asm
fast interrupt asm:
                              .word fast interrupt asm
_vectors_end:
interrupt asm:
    sub lr, lr, #4
   push {lr}
```

8 instructions starting at  $0 \times 0$ 

CPU jumps to instr[6] on a peripheral interrupt


## Why the .word table??

# vectors/vectors.bug.s vectors/vectors.s

#### \_cstart in cstart.c copies the table to 0x0

```
static int * const RPI_INTERRUPT_VECTOR_BASE = 0x0;

/* Copy in interrupt vector table and FIQ handler at end of table. */
int* vectorsdst = RPI_INTERRUPT_VECTOR_BASE;
int* vectors = &_vectors;
int* vectors_end = &_vectors_end;
while (vectors < vectors_end) {
    *vectorsdst++ = *vectors++;
}</pre>
```




```
ldr pc, =impossible_asm
ldr pc, =interrupt_asm
ldr pc, =impossible_asm
```


vectors:


\_vectors\_end:

Assembly code



```
∮00008040 <_vectors>:
0 \times 0
                                                 pc, [pc, #80]
                                                                  ; 8098 <impossible_asm+0x1c>
                            8040:
                                        ldr
                            8044:
                                        ldr
                                                 pc, [pc, #76]
                                                                 ; 8098 <impossible_asm+0x1c>
                            8048:
                                                 pc, [pc, #72]
                                                                 ; 8098 <impossible_asm+0x1c>
                                        ldr
                                                                 ; 8098 <impossible_asm+0x1c>
                            804c:
                                        ldr
                                                 pc, [pc, #68]
                            8050:
                                                                 ; 8098 <impossible_asm+0x1c>
                                        ldr
                                                 pc, [pc, #64]
                                                                  ; 8098 <impossible_asm+0x1c>
                            8054:
                                        ldr
                                                 pc, [pc, #60]
                                                                  ; 809c <impossible_asm+0x20>
                                                 pc, [pc, #60]
                            8058:
                                        ldr
                            805c:
                                                                  ; 8098 <impossible_asm+0x1c>
                                        ldr
                                                 pc, [pc, #52]
```





```
ldr pc, _impossible_asm
ldr pc, _interrupt_asm
ldr pc, _impossible_asm
_impossible_asm: .word impossible_asm
_interrupt_asm: .word interrupt_asm
```

Assembly code

```
00008040 <_vectors>:
                           8040:
                                       ldr
                                               pc, [pc, #24]
                                                                ; 8060 < impossible asm>
                                       ldr
                                               pc, [pc, #20]
                                                                ; 8060 < impossible asm>
                           8044:
0x0
                                                                ; 8060 < impossible asm>
                           8048:
                                       ldr
                                               pc, [pc, #16]
                                                                ; 8060 < impossible asm>
                           804c:
                                       ldr
                                               pc, [pc, #12]
                                               pc, [pc, #8]
                           8050:
                                       ldr
                                                                ; 8060 < impossible asm>
                                               pc, [pc, #4] ; 8060 <_impossible_asm>
pc, [pc, #4] ; 8064 <_interrupt_asm>
pc, [pc, #-4] ; 8060 <_impossible_asm>
                           8054:
                                       ldr
                           8058:
                                       ldr
                           805c:
                                       ldr
                       00008060 < impossible_asm>:
                           8060:
                                       .word
                                                0x00008084
                       00008064 < interrupt_asm>:
                           8064:
                                                0x00008068
                                       .word
                                                     ldr pc, impossible asm
                                                     ldr pc, _impossible_asm
                                                     ldr pc, _impossible_asm
                                                     ldr pc, impossible asm
                                                     ldr pc, _impossible asm
                                                     ldr pc, impossible asm
                                                     ldr pc, _interrupt_asm
                                                     ldr pc, impossible asm
                                                   impossible asm:
                                                                        .word impossible asm
                                                   interrupt asm:
                                                                        .word interrupt asm
```

```
00008040 <_vectors>:
                                 8040:
                                                ldr
                                                                               ; 8060 < impossible asm>
                                                          pc, [pc, #24]
                                 8044:
                                                ldr
                                                          pc, [pc, #20]
                                                                               ; 8060 < impossible asm>
0x0
                                                          pc, [pc, #16]
                                                ldr
                                                                               ; 8060 < impossible asm>
                                 8048:
                                                ldr
                                                                               ; 8060 < impossible asm>
                                 804c:
                                                          pc, [pc, #12]
                                                          pc, [pc, #8] ; 8060 <_impossible_asm>
pc, [pc, #4] ; 8060 <_impossible_asm>
pc, [pc, #4] ; 8064 <_interrupt_asm>
pc, [pc, #-4] ; 8060 <_impossible_asm>
                                 8050:
                                                ldr
                                 8054:
                                                ldr
                                 8058:
                                                ldr
                                 805c:
                                                ldr
                            00008060 < impossible asm>:
                                 8060:
                                                .word
                                                          0x00008084
                            00008064 < interrupt_asm>:
                                 8064:
                                                .word
                                                          0x00008068
```

```
00008040 < vectors>:
                          8040:
                                              pc, [pc, #24]
                                                              ; 8060 < impossible asm>
                                      ldr
                                              pc, [pc, #20]
                                      ldr
                                                              ; 8060 < impossible asm>
                          8044:
0x0
                                      ldr
                                                              ; 8060 < impossible asm>
                          8048:
                                              pc, [pc, #16]
                          804c:
                                      ldr
                                              pc, [pc, #12]
                                                              ; 8060 < impossible asm>
                                              pc, [pc, #8]
                          8050:
                                      ldr
                                                              ; 8060 < impossible asm>
                                              pc, [pc, #4]
                          8054:
                                      ldr
                                                              ; 8060 < impossible asm>
                                              pc, [pc, #4]
                                                              ; 8064 < interrupt asm>
                          8058:
                                      ldr
                                              pc, [pc, #-4]
                                                              ; 8060 < impossible asm>
                          805c:
                                      ldr
                      00008060 < impossible asm>:
                          8060:
                                      .word
                                              0x00008084
                      00008064 < interrupt asm>:
                          8064:
                                              0x00008068
                                      .word
```

Explicitly embedding addresses of functions in table makes jumps absolute: they work!

# Interrupt Handler

## Return from Interrupt?

Disassembly of section .text:

```
00008000 <_start>:
   8000: e3a0d902
                                  sp, #32768 ; 0x8000
                           mov
   8004: eb000001
                           bl
                                  8010 < cstart>
00008008 <hang>:
   8008: eb000039
                                  80f4 <led_on>
                           bl
                                  800c <hang+0x4>
   800c: eaffffe
                           b
00008010 <_cstart>:
                                  {fp, lr} Interrupt!
        e92d4800
                           push
   8010:
```

What is the pc when the interrupt occurs? Where can we store that information?

## Interrupt Handler in ASM

1r register stores pc where interrupt occurred

## **Processor Modes**

User - unprivileged mode

IRQ - interrupt mode

FIQ - fast interrupt mode


Supervisor - privileged mode, entered on reset

Abort - memory access violation


Undefined - undefined instruction

System - privileged mode that shares user regs

## **Shared / Private Registers**



## **CPSR**



M[4:0]	Mode				
b10000	User				
b10001	FIQ				
b10010	IRQ				
b10011	Supervisor				
b10111	Abort				
b11011	Undefined				
b11111	System				


```
msr psr, Rm
mrs Rd, psr
```

<- Store Rm into psr

<- Load Rd with psr

```
msr cpsr_c, r0 <- Store CPSR with r0
mrs r0, cpsr_c <- Load r0 with CPSR</pre>
```

## **CPSR**



M[4:0]	Mode				
b10000	User				
b10001	FIQ				
b10010	IRQ				
b10011	Supervisor				
b10111	Abort				
b11011	Undefined				
b11111	System				


```
msr psr, Rm
mrs Rd, psr
```

<- Store Rd into psr

<- Load Rd with psr

```
msr cpsr_c, r0 <- Store CPSR with r0 mrs r0, cpsr_c <- Load r0 with CPSR
```

## Set up Interrupt Stack



## Interrupt Handler in ASM

Save all registers on the stack: don't want the code that was running to mysteriously have different values in registers!

## Interrupt Handler in ASM

Return from interrupt

```
What does ldm sp!, {pc}^ do?
```

# **Enabling Interrupts**

## Three Layers

- I. Enable/disable a specific interrupt source
  - For example, when we detect a falling clock edge on GPIO\_PIN23 (PS/2 CLK)
- 2. Enable/disable type of interrupts
  - E.g., GPIO interrupts
- 3. Global interrupt enable/disable


Interrupt fires if and only all three are enabled

Forgetting to enable one is a common bug

armtimer/blink.c

## **GPIO Events**

Peripheral Registers



See gpioextra.h and gpioextra.c

# GPIO Interrupts (pg. 96-98)

Goal: Trigger interrupt on falling edge of clock, read data line in interrupt handler.

Falling edge detect enable register (GPFENn)

• Lots of other options! High level, low level, rising edge, etc.

#### Event detect status register (GPEDSn)

- Bit is set when an event on the given pin occurs
- Clear event by writing I to position, or will re-trigger an interrupt!


## BCM2835, Sec 7.5

#	IRQ 0-15	#	IRQ 16-31	#	IRQ 32-47	#	IRQ 48-63
0		16		32		48	smi
1		17		33		49	gpio_int[0]
2		18		34		50	gpio_int[1]
3		19		35		51	gpio_int[2]
4		20		36		52	gpio_int[3]
5		21		37		53	i2c_int
6		22		38		54	spi_int
7		23		39		55	pcm_int
8		24		40		56	
9		25		41		57	uart_int
10		26		42		58	
11		27		43	i2c_spi_slv_int	59	
12		28		44		60	
13		29	Aux int	45	pwa0	61	
14		30		46	pwa1	62	
15		31		47		63	

#### From the "internet"

GPIO pin:	4	17	30	31	47
<pre>gpio_irq[0] (4</pre>	9) Y	Y	Y	Y	N
<pre>gpio_irq[1] (5</pre>	0) N	N	Y	Y	N
<pre>gpio_irq[2] (5</pre>	1) N	N	N	N	Y
<pre>gpio irq[3] (5</pre>	2) Y	Y	Y	Y	Y

# **Enabling Global Interrupts**



```
.global interrupts_global_enable
interrupts_global_enable:
    mrs r0,cpsr
    bic r0,r0,#0x80
    // I=0 enables interrupts
    msr cpsr_c,r0
    bx lr
```

```
.global interrupts_global_disable
interrupts_global_disable:
    mrs r0,cpsr
    orr r0,r0,#0x80
    // I=1 disables interrupts
    msr cpsr_c,r0
    bx lr
```

## code/button-interrupts

## We're done!

#### We now can write correct and safe interrupt code

- Assembly to save all registers
- Call into C code
- Assembly to restore registers, return to interrupted code

#### We can install the interrupt code table to 0x0

- Embed addresses of assembly routines so jumps are absolute
- Copy interrupt table to 0x0 in cstart

#### Enable and disable interrupts

Specific interrupts, per-peripheral interrupts, global interrupts

### **Not Quite**

#### An interrupt can fire at any time

- Interrupt handler may put a PS/2 scan code in a buffer
- Could do so in the middle of when main() code is trying to pull a scan code out of the buffer
- Need to make sure the interrupt doesn't corrupt the buffer

Need to write code that can be safely interrupted

code/race

```
main code interrupt
extern int a; extern int a;
a = a + 1;
a = a - 1;
```

interrupt

main code

```
extern int a;
       extern int a;
         a = a + 1;
                                              a = a - 1;
                                    <dec>:
<inc>:
8000: e52db004 push {fp}
                                    802c: e52db004 push {fp}
8004: e28db000 add fp, sp, #0
                                    8030: e28db000
                                                    add fp, sp, #0
               ldr r3, [pc, #24]
                                                    ldr r3, [pc, #24]
8008: e59f3018
                                    8034: e59f3018
800c: e5933000 ldr r3, [r3]
                                    8038: e5933000
                                                   ldr r3, [r3]
8010: e2832001 add r2, r3, #1
                                                   sub r2, r3, #1
                                    803c: e2432001
               ldr r3, [pc, #12]
8014: e59f300c
                                    8040: e59f300c
                                                    ldr r3, [pc, #12]
8018: e5832000
               str r2, [r3]
                                    8044: e5832000
                                                    str r2, [r3]
               sub sp, fp, #0
                                                    sub sp, fp, #0
801c: e24bd000
                                    8048: e24bd000
               pop {fp}
                                                    pop {fp}
8020: e49db004
                                    804c: e49db004
8024: e12fff1e
               bx lr
                                    8050: e12fff1e
                                                    bx lr
                                    8054: 00010070
8028: 00010070
               word 0x00010070
                                                   .word 0x00010070
```

```
main code
                                 interrupt
                                           extern int a;
       extern int a;
                                             a = a - 1;
         a = a + 1;
                                    <dec>:
<inc>:
8000: e52db004 push {fp}
                                    802c: e52db004 push {fp}
8004: e28db000 add fp, sp, #0
                                    8030: e28db000
                                                   add fp, sp, #0
               ldr r3, [pc, #24]
                                    8034: e59f3018
8008: e59f3018
                                                   ldr r3, [pc, #24]
800c: e5933000 ldr r3, [r3]
                                                  ldr r3, [r3]
                                    8038: e5933000
               add r2, r3, #1
                                                  sub r2, r3, #1
8010: e2832001
                                    803c: e2432001
               ldr r3, [pc, #12]
8014: e59f300c
                                    8040: e59f300c
                                                   ldr r3, [pc, #12]
8018: e5832000
               str r2, [r3]
                                    8044: e5832000
                                                   str r2, [r3]
               sub sp, fp, #0
                                                   sub sp, fp, #0
801c: e24bd000
                                    8048: e24bd000
               pop {fp}
                                                   pop {fp}
8020: e49db004
                                    804c: e49db004
8024: e12fff1e
               bx lr
                                    8050: e12fff1e
                                                   bx lr
8028: 00010070
               word 0x00010070
                                    8054: 00010070
                                                  word 0x00010070
```

Why will a decrement be lost if interrupt occurs here?

```
main code
                                  interrupt
       extern int a;
                                            extern int a;
                                              a = a - 1;
         a = a + 1;
                                    <dec>:
<inc>:
8000: e52db004 push {fp}
                                    802c: e52db004 push {fp}
                                    8030: e28db000 add fp, sp, #0
8004: e28db000 add fp, sp, #0
8008: e59f3018
               ldr r3, [pc, #24]
                                   code uses copy of a in r3, not
800c: e5933000 ldr r3, [r3]
8010: e2832001 add r2, r3, #1
                                   a; decrement is lost
8014: e59f300c
               ldr r3, [pc, #12]
                                    8044: e5832000 str r2, [r3]
8018: e5832000
               str r2, [r3]
               sub sp, fp, #0
                                                    sub sp, fp, #0
801c: e24bd000
                                    8048: e24bd000
               pop {fp}
                                                    pop {fp}
8020: e49db004
                                    804c: e49db004
8024: e12fff1e
               bx lr
                                    8050: e12fff1e bx lr
8028: 00010070
               .word 0x00010070
                                    8054: 00010070 .word 0x00010070
```

Will volatile solve this?

## Disabling Interrupts

main

interrupt handler

```
interrupts_global_disable();
a++;
b++;;
reenable interrupts();
```

## Preemption and Safety

Very hard, lots of bugs.

You'll learn more in CS110/CS140.

Two simple answers

- I. Use simple, safe data structures
  - write once, but not always possible
- 2. Otherwise, temporarily disable interrupts
  - always works, but easy to forget

# Safe Ring Buffer

```
int rb_enqueue(rb_t *rb, int elem) {
    if (rb_full(rb)) {
        return 1;
    } else {
      rb->entries[rb->tail] = elem;
      rb->tail = (rb->tail + 1) % LENGTH; // only writes tail
      return 0;
              bool rb_empty(rb_t *rb) {
                                                    tail
                return rb->head == rb->tail;
ringbuffer
bool rb dequeue (rb t *rb, int *elem) {
                                          head
    if (rb_empty(rb)) return false;
    *elem = rb->entries[rb->head];
    rb->head = (rb->head + 1) % LENGTH; // only writes head
    return true;
```

## Ringbuffer (rb)

```
void interrupt handler(void) {
  read data bit();
  if (scancode complete) {
    rb enqueue(rb, scancode);
keyboard read scancode(void) {
 while (rb empty(rb) {}
  if( !rb empty(rb) )
    rb dequeue(rb, &scancode);
```

#### This Lecture

#### Writing the code that runs in interrupts

- Assembly code needed to change to processor models and special registers
- Interrupt table copied to 0x0 in cstart.c

#### Setting up the CPU to issue interrupts

3 levels: cause, type, global

#### Writing code that can be safely interrupted

Race conditions though interrupt-safe ring buffer

## Summary

Interrupts allow external events to preempt what's executing and run code immediately

- Needed for responsiveness, e.g., do not missing PS/2 scan codes from keyboard when drawing
- Without interrupts, most computers do nothing: they deliver keystrokes, network packets, disk reads, timers, etc.

Simple goal, but working correctly is very tricky!

Deals with many of the hardest issues in systems

Assignment 7: update keyboard to use interrupts