

IT Fundamentals

Dr/Mai Ramadan Ibraheem

Lecturer at Information Technology Dept.,
Faculty of Computers and Information – KFS
University


Outline

- o Introduction.
- o Machine level representation of data.
- o Digital logic.
- o Assembly level machine organization
- o Hardware realizations of algorithms.
- o Operating systems and virtual machines.
- o Computing applications.
- o Introduction to net-centric computing.

Outline

- o Assembly Language.
- o Von Neumann Model.

Assembly Programming page 85



Assembly language

- Is a low-level programming language for specific to a particular computer architecture
- In contrast to most high-level programming languages, which are generally portable across multiple systems.
- Assembly language is converted into executable machine code by a utility program referred to as an assembler like NASM, MASM, etc.


What is Assembly Language?

- o Each PC has a microprocessor that manages arithmetical, logical, and control activities.
- o Each family of processors has its own set of instructions for handling various operations
- o such as getting input from keyboard, displaying on screen and performing various jobs.
- o These set of instructions are called 'machine language instructions'.

What is Assembly Language?

- o A processor understands only machine language instructions, which are strings of 1's and 0's.
- o However, machine language is too obscure and complex for using in software development.
- o So, the low-level assembly language is designed for a specific family of processors that represents various instructions in symbolic code and a more understandable form.

Multilevel Machine



Multilevel Machine

- o The most important **system software** is the **operating system**,
- o O/S is an integrated system of programs that manages the system resources, and provides various support services
- o such as executing the application programs of users.

Programming Languages Categories

- **Machine Language (First-generation Language)**

- Use binary coded instruction.

- **Assembly Language (Second-generation Language)**

- Use symbols to represent operation codes and storage locations.

Programming Languages Categories

- **High-Level Languages (Third-generation Languages)**

- Use statements that closely resemble human language or standard notation of mathematics.

- **Fourth-generation Languages**

- Use nonprocedural programming languages.

Advantages of Assembly Language

Makes one aware of :

- o How to programs OS interface,
- o How data is represented in memory and other external devices;
- o How the processor accesses and executes instruction;
- o How instructions access and process data;
- o How a program accesses external devices.

Advantages of Assembly Language

Other advantages:

- Requires less memory and execution time;
- Allows hardware-specific complex jobs in an easier way;
- Suitable for time-critical jobs;
- Assembly uses **mnemonic sequences** instead of numeric operation codes and can use **symbolic labels** instead of manually calculating offsets.

Outline


- o Assembly Language.
- o Von Neumann Model.

Von Neumann model page 79

The basic structure of “von Neumann machine” (or model):

- **A memory**, containing instructions and data.
- **A processing unit**, for performing arithmetic and logical operations.
- **A control unit**, for interpreting instructions.

Von Neumann model



Von Neumann model


Memory: $2^k \times m$ array of stored bits.

Address: unique (k-bit) identifier of *location*.

Contents: m-bit *value* stored in location.

Basic Operations: **LOAD**, read a value from a memory location and **STORE**, write a value to a memory location.

How processing unit get data
to/from memory?



MAR: Memory Address Register

MDR: Memory Data Register

To LOAD a location (A)

1. Write the **address** (A) into the MAR.
2. Send a “**read**” signal to the memory.
3. Read the **data** from MDR.

To STORE a value (X) to a location (A)

1. Write the **data** (X) to the MDR.
2. Write the **address** (A) into the MAR.
3. Send a “**write**” signal to the memory.

Processing Unit

- o Functional Units
- o ALU = Arithmetic and Logic Unit could have many functional units.
- o Special-purpose (multiply, square root, ...)
- o Performs ADD, AND, NOT


Input and Output

- o Input and Output Devices *for getting data* into and out of computer memory.
- o Each device has its *own interface*, usually a set of *registers* supports keyboard (input) and monitor (output)
- o keyboard: data register (KBDR) and status register (KBSR)
- o Monitor (Display): Data Register (DDR) and Status Register (DSR).
- o Some devices *provide both* input and output disk, network
Program that *controls access to a device* is usually called a driver.

Control Unit

- o *Orchestrates execution* of the program.
- o Instruction Register (IR) contains the current instruction.
Program Counter (PC) contains the address of the next instruction to be executed.
- o Control unit: **reads** an instruction from memory the instruction's address is in the PC interprets the instruction, **generating** signals that tell the other components what to do, an **instruction** may take *many machine cycles* to complete.

Instruction Processing




Instruction Processing


- o The instruction is the *fundamental unit of work*.
- o Specifies two things:
- o **Opcode or "field"**: (operation code) operation to be performed
- o **Operands or "constant value"** : data/locations to be used for operation, provide supplemental information required for the operation.
- o An instruction is encoded as *a sequence of bits*.

Instruction Format page 93


Four common instruction formats:




(a)



(b)



(c)



(d)

(a) Zero-address instruction. (b) One-address instruction

(c) Two-address instruction. (d) Three-address instruction

Instruction Processing

- Fetch
- Decode
- Execute

Fetch

- o The first step, fetch, involves **retrieving** an instruction (which is represented by a number or sequence of numbers) from program memory.
- o The instruction's location (address) in program memory is determined by a *program counter* (PC), which stores a number that identifies the address of the *next instruction* to be fetched.

Fetch

- After an instruction is fetched, the PC is **incremented** by the length of the instruction so that it will *contain the address* of the next instruction in the sequence.

Summaries Fetch

- o Load next instruction (at address stored in PC) from *memory* into *Instruction Register* (IR).
- o Copy contents of PC into *MAR*. Send “read” signal to memory.
- o Copy contents of *MDR* into IR.
- o Then *increment* PC, to the next instruction in sequence. PC becomes $PC+1$.

Instruction Processing

- Fetch
- Decode
- Execute

Decode

- o This step, performed by the **instruction decoder**,
- o The instruction is **converted into signals** that control other parts of the CPU.
- o The way in which the instruction is interpreted is defined by the CPU's **Instruction Set Architecture (ISA)**.

Decode

- Often, one group of bits (that is, a "field") within the instruction, called the **opcode**, indicates *which operation* is to be performed,
- While the remaining fields usually *provide supplemental information* required for the operation, such as the **operands**.

Summaries Decode

- o First identify the opcode.
- o The first no. of bits of instruction.
- o A decoder asserts a control line corresponding to the desired opcode.
- o Depending on opcode, identify other operands from the remaining bits.

Instruction Processing

- Fetch
- Decode
- Execute

Execute

- Depending on the CPU architecture, this may consist of a **single action** or a **sequence of actions**.
- During each action, various parts of the CPU are *electrically connected* so they can *perform* all or part of the desired operation and then the action is *completed*, typically *in response* to a clock pulse.

Execute

- o Very often the *results* are written to an *internal CPU register* for quick access by subsequent instructions.
- o The ALU is configured to perform an *addition* operation so that the *sum of its operand* inputs will appear at its *output*, and the ALU output is *connected to storage* (e.g., a register or memory) that will *receive* the sum.


Summaries Execute

- When the clock pulse occurs, the sum will be transferred to storage.
- CP, the Clock pulse is used to *synchronize the timing* of hardware components. The speed of the computer's processor, measured in MHz or GHz, refers to its number of clock pulse cycles per second.

STORE RESULT

- Write results to destination. (register or memory)
- Examples: result of ADD is placed in destination register result of memory load is placed in destination register for store instruction,
- data is stored to memory write *address* to **MAR**, *data* to **MDR** assert WRITE signal to memory.

Control Unit State Diagram



End



Thank You