


Functional diagram and index




Index

Functional diagram and Index.....	1
Power Distribution and Estimation.....	2
5v Power regulator.....	3
3v3 and 2v5 Power regulators.....	4
1v2 Power regulator.....	5
USB and Flash Memory.....	6
Sensors.....	7
Engine Signals, LEDs, and GPIO.....	8
GPIOs.....	9
FPGA Pin Listing.....	10
FPGA Bank 1, 2, and 3.....	11
FPGA Bank 4, 5, and 6.....	12
FPGA Bank 7, 8, clocks, and Configuration.....	13
FPGA Power.....	14

- H101 MountingHole
- H102 MountingHole
- H103 MountingHole
- H104 MountingHole
- H105 MountingHole
- H106 MountingHole




Sheet: 5v Power regulator




File: 5v-power-regulator.sch

Sheet: 3v3 and 2v5 power regulators



File: 3v3-2v5-regulator.sch

Sheet: 1v2 power regulator



File: 1v2-power-regulator.sch

Power requirements:

1v2 (FPGA core): 1.5A estimated. Supply 2A to have margin. Derived from 5v rail.

- 1v2 at 2A is 2.4 watt. 90% regulator efficiency: 2.7 watt input. Around 540mA drain on 5v rail.
- Regulator: AP63200WU-7

2v5 (FPGA PLL): 40mA estimated. Use small LDO, derived from 3v3. 40mA drain on 3v3 rail.

- Regulator: NCP115ASN250T2G

3v3 (FPGA IO, sensors, radio, flash, LEDs, GPIO): Radio combined max 110mA, LEDs max 150mA,

- Sensors: combined less than 20mA, FPGA-IO: 100mA, 2v5LDO: 40mA. Total combined: 380mA.
- With a 1.5A regulator that leaves more and 1amps for the GPIOs. Should be good enough.
- 3v3 at 1.5A is 4.95 watts, 90% efficiency: 5.5 watts. 1.1Amps drain on 5v rail.
- Regulator: SC189ZSKTRT

5v (Other power rails, ADC, GPIO): 1v2: 540mA, 3v3: 1.1A, ADC <1mA. Total: 1.65 A. Powered by either


- 2A regulator or DC power plug, even with everything on full power, that leaves 350mA for GPIO.
- Regulator: AP63205WU-7

5v USB (FTDI): Self powered through USB.

Power in: 10v 2A From 4-in-1 ESC

Alternate: 5v from DC plug. Added jumper to enable switching between supplies

5v DC plug and 5v rail jumper



Copyright (C) 2020 J.M. Liewes

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions

If you chose to manufacture products based on this design, please notify me (see license section 4.2) at Eldalote.Electronics@gmail.com

Sheet: /Power Distribution and Estimation/

File: Power-Distribution-Estimation.sch

Title:


Size: A4

Date:


Rev:


KICad E.D.A. kicad (5.1.6)-1

Id: 2/15



Title:





Copyright (C) 2020 J.M. Liewes

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions

If you chose to manufacture products based on this design, please notify me (see license section 4.2) at Eldalote.Electronics@gmail.com

Sheet: /Power Distribution and Estimation/1v2 power regulator/
File: 1v2-power-regulator.sch

Title:








Size: A4

Date:

Rev:

KICad E.D.A. kicad (5.1.6)-1

Id: 5/15



Copyright (C) 2020 J.M. Liewes

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions







If you chose to manufacture products based on this design, please notify me (see license section 4.2) at Eldalote.Electronics@gmail.com

Sheet: /USB and Flash Memory/
File: USB-and-Memory.sch

Title:

Size: A4 Date: Rev:

KICad E.D.A. kicad (5.1.6)-1 Id: 6/15



Copyright (C) 2020 J.M. Liewes

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions

If you chose to manufacture products based on this design, please notify me (see license section 4.2) at Eldalote.Electronics@gmail.com

Sheet: /Sensors/
File: Sensors.sch

Title:

Size: A4

Date:


Rev:

KiCad E.D.A. kicad (5.1.6)-1

Id: 7/15

Sheet 10

nRF_SCLK	SCLK
nRF_MISO	MISO
nRF_MOSI	MOSI
nRF_CSn	CS
nRF_CE	CE
nRF_IRQ	IRQ



Copyright (C) 2020 J.M. Liewes

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions

If you chose to manufacture products based on this design, please notify me (see license section 4.2) at Eldalote.Electronics@gmail.com

Sheet: /nRF24L01+ Radio module/
File: nRF24L01p-radio.sch

Title:

Size: A4

Date:




Rev:

KICad E.D.A. kicad (5.1.6)-1


Id: 8/15

Sheet: GPIOs

File: GPIO.sch



Sheet IO



Copyright (C) 2020 J.M. Liewes

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions

If you chose to manufacture products based on this design, please notify me (see license section 4.2) at Eldalote.Electronics@gmail.com

Sheet: /Engine signals, LEDs, and GPIO/

File: Outside-com.sch

Title:

Size: A4

Date:

Rev:

KICad E.D.A. kicad (5.1.6)-1

Id: 9/15



1

If you chose to manufacture products based on this design, please notify me (see license section 4.2) at Eldalote.Electronics@gmail.com

Title:**Title:**

Size: A4

Date:

KICad E.D.A. kicad (5.1.6)–1

Rev:

Id: 10/15

Functional Block	Pin Name	Pin Number	Bank
50 MHz Clock	Clock	T1	Clocks
FTDI	ADBUS4	AB3	3
	ADBUS5	AA3	3
	ADBUS6	AB4	3
	ADBUS7	AA4	3
	ACBUS0	AB5	3
	ACBUS1	AA5	3
	ACBUS2	AB7	3
	ACBUS3	AA7	3
	ACBUS4	AA13	4
	ACBUS5	AB13	4
	ACBUS6	AA14	4
	ACBUS7	AB14	4
	ACBUS8	AA15	4
	ACBUS9	AB15	4
User Flash	CLK	F1	1
	Csn	J1	1
	IO0	F2	1
	IO1	J2	1
	IO2	H1	1
	IO3	H2	1
User LED	LED0	Y1	2
	LED1	Y2	2
	LED2	W1	2
	LED3	W2	2
	LED4	V1	2
	LED5	V2	2
	LED6	U1	2
	LED7	U2	2

DPS422	Csn	AA22	5
	MOSI	AA21	5
	SCLK	Y22	5
	MISO	Y21	5
BNO055	SDA	E1	1
	SCL	D2	1
	INT	B1	1
	NRESET	B2	1
ICM-20602	SCLK	AB8	3
	MOSI	AA8	3
	MISO	AB9	3
	Csn	AA9	3
	INT	AA10	3
	FSYNC	AB10	3
ADC	Csn	AB18	4
	MOSI	AA18	4
	MISO	AB16	4
	SCLK	AA16	4
Radio	CE	C22	6
	Csn	C21	6
	SCLK	B22	6
	MOSI	A20	7
	MISO	A19	7
	IRQ	B20	7
ESC	ESC1	N2	2
	ESC2	N1	2
	ESC3	M2	2
	ESC4	M1	2
	ESC-TX	P1	2

GPIO 1	GPIO 0	V21	5
	GPIO 1	V22	5
	GPIO 2	U21	5
	GPIO 3	U22	5
	GPIO 4	D22	6
	GPIO 5	D21	6
	GPIO 6	E22	6
	GPIO 7	E21	6
	GPIO 8	F22	6
	GPIO 9	F21	6
	GPIO 10	H22	6
	GPIO 11	H21	6
	GPIO 12	J22	6
	GPIO 13	J21	6
	GPIO 14	M21	5
	GPIO 15	M22	5
GPIO 2	GPIO 0	B6	8
	GPIO 1	A6	8
	GPIO 2	B7	8/CONF
	GPIO 3	A7	8
	GPIO 4	B18	7
	GPIO 5	A18	7
	GPIO 6	B17	7
	GPIO 7	A17	7
	GPIO 8	B16	7
	GPIO 9	A16	7
	GPIO 10	B15	7
	GPIO 11	A15	7
	GPIO 12	B14	7
	GPIO 13	A14	7
	GPIO 14	B13	7
	GPIO 15	A13	7
5volt GPIO	5vGPIO-0	AB20	4
	5vGPIO-1	AA20	4
	5vGPIO-2	AB19	4
	5vGPIO-3	AA19	4

Copyright (C) 2020 J.M. Liewes

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions

If you chose to manufacture products based on this design, please notify me (see license section 4.2) at Eldalote.Electronics@gmail.com

Sheet: /FPGA Pin Listings/
File: FPGA-Pinning.sch

Title:

Size: A4
KICad E.D.A. kicad (5.1.6)-1

Date:

Rev:

Id: 11/15

