
## Functional diagram and index



## Index

Functional diagram and Index	1
Power Distribution and Estimation	2
5v Power regulator	
3v3 and 2v5 Power regulators	
1v2 Power regulator	
USB and Flash Memory	
Sensors	
Engine Signals, LEDs, and GPIO	8
GPIOs	
FPGA Pin Listing10	
FPGA Bank 1, 2, and 31	
FPGA Bank 4, 5, and 612	2
FPGA Bank 7, 8, clocks, and Configuration 13	
FPGA Power14	

- H102 MountingHole
- O H103 MountingHole
- O H104 MountingHole

Drone flight controller PCB with FPGA on the board

Eldalote.Electronics

File: PCB-Drone-With-FPGA.sch

Title: Drone PCB with FPGA


Date: 2020-08-24 KiCad E.D.A. kicad (5.1.6)-1 ld: 1/15


D Copyright (C) 2020 J.M. Liewes


This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://obww.org/cernohl). This documentation is distributed without any EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions


If you chose to manufacture products based on this design, please notify me (see license section 4.2) at Eldalote.Electronics@gmail.com


Sheet: 5v Power regulator Power requirements: 1v2 (FPGA core): 1.5A estimated. Supply 2A to have margin. Derived from 5v rail. -- 1v2 at 2A is 2.4 watt. 90% regulator efficiency: 2.7 watt input. Around 540mA drain on 5v rail. -- Regulator: AP63200WU-7 \_5v-regulator 2v5 (FPGA PLL): 40mA estimated. Use small LDO, derived from 3v3. 40mA drain on 3v3 rail. 5v-regulator-outD -- Regulator: NCP115ASN250T2G 3v3 (FPGA IO, sensors, radio, flash, LEDs, GPIO): Radio combined max 110mA, LEDs max 150mA, -- Sensors: combined less than 20mA, FPGA-IO: 100mA, 2v5LDO: 40mA. Total combined: 380mA. File: 5v-power-regulator.sch -- With a 1.5A regulator that leaves more and 1amps for the GPIOs. Should be good enough. -- 3v3 at 1.5A is 4.95 watts, 90% efficency: 5.5 watts. 1.1Amps drain on 5v rail. Sheet: 3v3 and 2v5 power regulators -- Regulator: SC189ZSKTRT 5v (Other power rails, ADC, GPIO): 1v2: 540mA, 3v3: 1.1A, ADC <1mA. Total: 1.65 A. Powered by either -- 2A regulator or DC power plug, even with everything on full power, that leaves 350mA for GPIO. -- Regulator: AP63205WU-7 5v USB (FTDI): Self powered through USB. File: 3v3-2v5-regulator.sch Power in: 10v 2A From 4-in-1 ESC Alternate: 5v from DC plug. Added jumper to enable switching between supplies Sheet: 1v2 power regulator File: 1v2-power-regulator.sch 5v DC plug and 5v rail jumper +50 ♦◆♦ PWR\_FLAG 5v-plug 3 1 5v-regulatorJP201 Jumper\_NC\_Dual GND Sheet: /Power Distribution and Estimation/ D Copyright (C) 2020 J.M. Liewes File: Power-Distribution-Estimation.sch This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohwr.org/cernohl). This documentation is distributed wiTHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FINESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions Title: Date: KiCad E.D.A. kicad (5.1.6)-1 ld: 2/15 If you chose to manufacture products based on this design, please notify me (see license section 4.2) at Eldalote.Electronics@gmail.com
































D Copyright (C) 2020 J.M. Liewes

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohwr.org/cernohl). This documentation is distributed wiTHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FINESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions

If you chose to manufacture products based on this design, please notify me (see license section 4.2) at Eldalote.Electronics@gmail.com

Sheet: /Engine signals, LEDs, and GPIO/GPIOs/ File: GPIO.sch

Title:

Size: A4

Size: A4 Date:
KiCad E.D.A. kicad (5.1.6)-1

\_\_\_\_\_

Rev:

Pin Number Bank Functional Block Pin Name 50 MHz Clock Clock T1 Clocks FTDI ADBUS4 AB3 3 ADBUS5 AA3 3 ADBUS6 AB4 3 ADBUS7 AA4 3 AB5 ACBUS0 3 ACBUS1 AA5 3 AB7 ACBUS2 3 ACBUS3 AA7 3 ACBUS4 AA13 4 ACBUS5 AB13 4 ACBUS6 AA14 4 ACBUS7 AB14 4 ACBUS8 AA15 4 AB15 ACBUS9 4 User Flash CLK F1 1 Csn J1 1 100 F2 1 101 J2 1 102 H1 1 103 H2 1 User LED LED0 Y1 LED1 Y2 2 LED2 W1 2 LED3 W2 2 LED4 V1 2 LED5 V2 2 LED6 U1 2 LED7 U2 2

Functional Block	Pin Name	Pin Number	Bank
DPS422	Csn	AA22	5
	MOSI	AA21	5
	SCLK	Y22	5
	MISO	Y21	5
BNO055	SDA	E1	1
	SCL	D2	1
	INT	B1	1
	NRESET	B2	1
ICM-20602	SCLK	AB8	3
	MOSI	AA8	3
	MISO	AB9	3
Si .	Csn	AA9	3
	INT	AA10	3
	FSYNC	AB10	3
ADC	Csn	AB18	1 4
	MOSI	AA18	4
	MISO	AB16	4
	SCLK	AA16	4
Radio	CE	C22	6
	Csn	C21	6
	SCLK	B22	6
	MOSI	A20	7
	MISO	A19	7
	IRQ	B20	7
	I	hie	
ESC	ESC1	N2	2
	ESC2	N1	2
	ESC3	M2	2
	ESC4	M1	2
	ESC-TX	P1	2

Functional Block	Pin Name	Pin Number	Bank
GPIO 1	GPIO 0	V21	5
	GPIO 1	V22	5
	GPIO 2	U21	5
	GPIO 3	U22	5
	GPIO 4	D22	6
	GPIO 5	D21	6
	GPIO 6	E22	6
	GPIO 7	E21	6
	GPIO 8	F22	6
	GPIO 9	F21	6
	GPIO 10	H22	6
	GPIO 11	H21	6
	GPIO 12	J22	6
	GPIO 13	J21	6
	GPIO 14	M21	5
	GPIO 15	M22	5
GPIO 2	GPIO 0	B6	1 8
	GPIO 1	A6	8
	GPIO 2	B7	8/CONF
	GPIO 3	A7	8
	GPIO 4	B18	7
	GPIO 5	A18	7
	GPIO 6	B17	7
	GPIO 7	A17	7
	GPIO 8	B16	7
	GPIO 9	A16	7
	GPIO 10	B15	7
	GPIO 11	A15	7
	GPIO 12	B14	7
	GPIO 13	A14	7
	GPIO 14	B13	7
	GPIO 15	A13	7
5volt GPIO	5vGPIO-0	AB20	1 4
	5vGPIO-1	AA20	4

D Copyright (C) 2020 J.M. Liewes

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://obw.org/cernohl). This documentation is distributed without any Express or IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions

If you chose to manufacture products based on this design, please notify me (see license section 4.2) at Eldalote.Electronics@gmail.com

Sheet: /FPGA Pin Listings/

File: FPGA-Pinning.sch

Size: A4 Date: Rev: KiCad E.D.A. kicad (5.1.6)-1 ld: 11/15

5vGPIO-2

5vGPIO-3

AB19

AA19

4

