04 - Basic Arithmetic Blocks and Operations

Adders

- Half adder, Full adder, Word adder
- Carry, ripple carry, look-ahead carry
- Subtraction
 - Using adders; carry logic
- Multiply
 - Parallel and serial multiply
- Division
 - Concept; implementation
- ALU
 - Accumulator, status flags


VHDL code for an 8x8 combinational multiplier

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic arith.all;
entity mul 8x8 is
   port ( A: in unsigned ( 7 downto 0);
          B: in unsigned (7 downto 0);
          P: out unsigned (15 downto 0));
end mul8x8;
architecture arch of mul8x8 is
begin
    P \leq A * B;
end arch;
```

Xilinx FPGAs Architecture

- All Xilinx FPGAs contain the same basic resources
 - Logic Resources
 - Slices (grouped into CLBs)
 - Contain combinatorial logic and register resources
 - Memory
 - Multipliers
 - Interconnect Resources
 - Programmable interconnect
 - IOBs
 - Interface between the FPGA and the outside world
 - Other resources
 - Global clock buffers
 - Boundary scan logic


Virtex-II Archtecture



Virtex[™]-II architecture's core voltage operates at 1.5V


Carry Chains

- Simple, fast, and complete arithmetic Logic
 - Dedicated XOR gate for singlelevel sum completion
 - Uses dedicated routing resources
 - All synthesis tools can infer carry logic




Multiplier AND Gate

- Highly efficient multiply and add implementation
 - Earlier FPGA architectures require two LUTs per bit to perform the multiplication and addition
 - The MULT_AND gate enables an area reduction by performing the multiply and the add in one LUT per bit




Embedded Multiplier Blocks

- 18-bit twos complement signed operation
- Optimized to implement Multiply and Accumulate functions
- Multipliers are physically located next to block SelectRAM™ memory




The Spartan-3 Family


Built for high volume, low-cost applications



18x18 bit Embedded
Pipelined Multipliers for
efficient DSP



Up to eight on-chip Digital Clock Managers to support multiple system clocks






Configurable 18K Block RAMs + Distributed RAM




4 I/O Banks, Support for all I/O Standards including PCI, DDR333, RSDS, mini-LVDS

Xilinx Spartan 6 FPGA Architecture

Spartan-6 FPGA




Zynq All Programmable SoC System Architecture



PYNQ: PYTHON PRODUCTIVITY

http://www.pynq.io/board.html



ALU

Arithmetic Logic Unit - ALU

- Mathematician John von Neumann proposed the ALU concept in 1945.
- an ALU is a digital circuit that performs:
 - arithmetic operations and
 - logical operations


Legend

A, B – Operands (Registers, Data)


R – Result

F – Instruction code

D – Output status (Flags)



Simple ALU – Block Diagram



		100	Ons 200	Ons 300	Ons 400	.Ons 500.	Ons 60	0.Ons 700	Ons 800.Ons 900.0
a a	D 250	250	252	254	(0	2	4	(6)	8 (10)
p b	D0	0	(1	2	(3	(4)	5	(6	7 (8)(
in cin	0								
📭 sel	D0	0		2	4		6) 7	8 (10)
- y	D 250	250	252 251	1 (253	₩ 4	(5)(6	X X 9)(\(12)(13	15 (247 (245 (8)
									4.4

ALU

sel	Operation	Function	Unit
0000 0001 0010 0011 0100 0101 0110 0111	y <= a y <= a + 1 y <= a - 1 y <= b y <= b + 1 y <= b - 1 y <= a + b y <= a + b + Cin	Transfer a Increment a Decrement a Transfer b Increment b Decrement b Add a and b Add a and b with carry	Arithmetic
1000 1001 1010 1011 1100 1101 1110 1111	<pre>y <= not a y <= not b y <= a and b y <= a or b y <= a nand b y <= a nor b y <= a xor b y <= a xnor b</pre>	Complement a Complement b AND OR NAND NOR XOR XNOR	Logic

ALU - VHDL Code (Entity)


```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity ALU is
port (a, b: in std logic vector (7 downto 0);
       sel: in std logic vector (3 downto 0);
       cin: in std logic;
         y: out std logic vector (7 downto 0));
end ALU;
architecture dataflow of ALU is
  signal arith, logic: std logic vector (7 downto 0);
begin
```

ALU – VHDL Code (Architetcure)

```
with sel(2 downto 0) select
   arith <= a when "000",
          a+1 when "001",
          a-1 when "010",
          b when "011",
          b+1 when "100",
         b-1 when "101",
          a+b when "110",
      a+b+cin when others;
 ----- Mux: -----
with sel(3) select
     y <= arith when '0',
          logic when others;
end dataflow:
```

---- Arithmetic unit:

Mid-Range PIC Block Diagram



STATUS Register

IRP RP1 RP0 TO PD Z	DC	С
---------------------	----	---

bit 7

IRP: Register Bank Select (used for Indirect addressing)

0 = Bank 0, 1

1 = Bank 2, 3

RP1:RP0: Register Bank Select Bits (used for direct addressing)

00 = Bank 0, 01 = Bank 1, 10 = Bank 2, 11 = Bank 3

TO: Time-out bit

0 = A WDT time-out occurred

PD: Power-down bit

0 = SLEEP instruction executed

Z: Zero bit

1 = Result of arithmetic operation is zero


DC: Digit cary / borrow bit

1 = Carry out of 4th low order bit occurred / No borrow occurred

C: Carry / borrow bit

1 = Carry out of MSb occurred / No borrow occurred

Status Register



RP1	RP0	
0	0	BANKO
0	1	BANK1
1	0	BANK2
1	1	BANK3

CCR = Condition Code Register

• Contains:

- Arithmetic status of the ALU
- The RESET status
- Bank select bits for data memory

Indirect Register Bank Select bit: (used for indirect addressing)

1 = Bank 2,3

0 = Bank 0,1