

MIPI Alliance Standard for Display Bus Interface v2.0

MIPI Board approved 16 November 2005

* Caution to Implementers *

This document is a MIPI Specification formally approved by the MIPI Alliance Board of Directors per the process defined in the MIPI Alliance Bylaws. This specification is currently incomplete because it references other MIPI specifications which are still under development. This specification may be revised when the referenced specifications are available. Notices will be sent to members when those referenced specifications are completed.



MIPI Alliance Standard for Display Bus Interface

Version 2.00 – 29 November 2005

MIPI Board Approved 16-Nov-2005

1 NOTICE OF DISCLAIMER

- 2 The material contained herein is not a license, either expressly or impliedly, to any IPR owned or
- 3 controlled by any of the authors or developers of this material or MIPI. The material contained herein is
- 4 provided on an "AS IS" basis and to the maximum extent permitted by applicable law, this material is
- 5 provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI
- 6 hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not
- 7 limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a
- 8 particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of
- 9 viruses, and of lack of negligence.
- 10 ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET
- 11 POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH
- 12 REGARD TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL
- 13 ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT
- 14 OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE
- 15 GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL.
- 16 CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER
- 17 CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR
- 18 ANY OTHER AGREEMENT, SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL,
- 19 WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH
- 20 DAMAGES.
- Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is
- further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the
- 23 contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document;
- 24 and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance
- 25 with the contents of this Document. The use or implementation of the contents of this Document may
- 26 involve or require the use of intellectual property rights ("IPR") including (but not limited to) patents,
- 27 patent applications, or copyrights owned by one or more parties, whether or not Members of MIPI. MIPI
- does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any
- 29 IPR or claims of IPR as respects the contents of this Document or otherwise.
- 30 Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to:
- 31 MIPI Alliance, Inc.
- 32 c/o IEEE-ISTO
- 33 445 Hoes Lane
- 34 Piscataway, NJ 08854
- 35 Attn: Board Secretary

Contents

37	Version	2.00 – 29 November 2005	i
38	1 Ov	erview	5
39	1.1	Scope	5
40	1.2	Purpose	5
41	2 Ter	rminology	6
42	2.1	Definitions	6
43	2.2	Abbreviations	6
44	2.3	Acronyms	7
45	3 Ref	ferences	8
46	4 Dis	splay Architectures and Interface Constructions	9
47	4.1	Display Architectures	9
48	4.2	Display Bus Interface Constructions	16
49	5 Inte	erface Signal Description	18
50	5.1	Power Supply Signals	18
51	5.2	Interface Signals	18
52	6 Inte	erface I/O Cells	21
53	7 Inte	erface Functional Description	22
54	7.1	Type A Interface Write and Read Cycles	22
55	7.2	Type B Interface Write and Read Cycles	27
56	7.3	Type C Interface Write and Read Sequences	30
57	7.4	Tearing Effect	37
58	8 Inte	erface Electrical Characteristics	38
59	8.1	Electrical Characteristics	38
60	9 Res	set	46
61	9.1	Host Input/Output Pins	46
62	9.2	Display Input/Output Pins	47

	Version	2.00 29-Nov-2005	MIPI Alliance Standard for Display Bus Interface
63	10	Interface Color Coding	
64	10.1	Serial Interface	
65	10.2	8-bit Interface	50
66	10.3	9-bit interface	55
67	10.4	16-bit Interface	50
68	11	Command Set	
69	12	Interoperability, and Optional	Capabilities64
70			

71 MIPI Alliance Standard for Display Bus Interface

72 **1 Overview**

- This document describes Display Bus Interface (DBI), which is used for display modules. DBI can be configured for 1, 2, 8, 9 or 16 data signals.
- This document defines the interface parameters outlined below for both the host processor and display module.
- 77 Electrical
- 78 Timings
- 79 Protocol examples
- Measurement methods
- Color coding
- Command set to control display behaviors

83 **1.1 Scope**

- 84 The Display Bus Interface specification defines the electrical and logical interfaces for mobile device host
- 85 processors and display modules. Logical control of the display module functional blocks such as power
- supply, timing generator and display drivers is also within the scope of this document. The design of the
- functional blocks is not within the scope of this specification.

88 **1.2 Purpose**

- 89 The Display Bus Interface specification is used by manufacturers to design products that adhere to MIPI
- 90 specifications for mobile device processor and display interfaces.
- 91 Implementing the DBI standard reduces the time-to-market and design cost of mobile devices by
- simplifying the interconnection of products from different manufacturers. In addition, adding new features
- 93 such as larger or additional displays to mobile devices is simplified due to the extensible nature of the MIPI
- 94 specifications.

2 Terminology

96 **2.1 Definitions**

- 97 **Command:** Digital information used to control display behavior and to identify the connected display
- 98 module

95

- 99 **Data:** Digital image data stored in the frame memory or numerical information to define the display
- module behavior accompanied with a command
- 101 **Display Controller:** Isolated IC silicon chip or integrated functional block in the host processor to control
- a display module; may or may not include frame memory
- 103 **Display Device**: Functional device which can show image, such as Liquid Crystal Displays
- 104 **Display Driver IC**: IC silicon chip in a display module used to control the display device; may or may not
- include frame memory
- 106 **Display Glass**: Same as display device, coming from material name
- 107 **Display Module:** Functional module to show image on it, can consists of display device, display driver IC,
- other peripheral components and circuits and display interface
- 109 **Display Panel**: Same as Display Device, coming from the physical outward appearance of the display
- 110 device
- 111 **Frame Memory**: Memory device integrated in a display driver IC or display controller in order to provide
- image data for refreshing the display device. Full-frame memory provides a full screen area of image data
- while partial-frame memory only provides memory for a portion of the screen area.
- 114 **Type 1 Display Architecture:** One of the defined display module architectures. In DSI, DBI, DPI, and
- DCS, a display module architecture in which a display module includes a display device, display driver IC,
- full-frame memory, registers, timing controller, non-volatile memory and control interface.
- 117 Type 2 Display Architecture: One of the defined display module architectures. In DSI, DBI, DPI, and
- DCS, a display module architecture in which a display module includes a display device, display driver IC,
- partial-frame memory, registers, timing controller, non-volatile memory, control interface and video stream
- interface.
- 121 **Type 3 Display Architecture**: One of the defined display module architectures. In DSI, DBI, DPI, and
- DCS, a display module architecture in which a display module includes a display device, display driver IC,
- registers, timing controller, non-volatile memory, control interface and video stream interface.
- 124 **Type 4 Display Architecture**: One of the defined display module architectures. In DSI, DBI, DPI, and
- DCS, a display module architecture in which a display module includes a display device, display driver IC,
- registers, timing controller, control lines and video stream interface.

127 **2.2 Abbreviations**

- 128 ↑ Rising edge active
- 129 ↓ Falling edge active

130	AGND	Power ground
131	CSX	Chip Select, active low
132	D/CX	Data/Command, Command is active low
133	DGND	Logic level ground
134	High-Z	High Impedance
135	H-Sync	Horizontal Synchronization
136	RESX	Reset signal, active low
137	RDX	Read signal
138	Ta	Ambient Temperature
139	WRX	Write signal
140	V_{DD}	Power Supply
141	V_{DDI}	Logic Level Supply
142	V-Sync	Vertical Synchronization
142143		Vertical Synchronization Acronyms
143	2.3 ASIC	Acronyms
143 144	2.3 ASIC	Acronyms Application Specific Integrated Circuit
143 144 145	2.3 ASIC	Acronyms Application Specific Integrated Circuit Complementary Metal Oxide Semiconductor
143 144 145 146	2.3 ASIC CMOS	Acronyms Application Specific Integrated Circuit Complementary Metal Oxide Semiconductor Display Bus Interface
143 144 145 146 147	2.3 ASIC CMOS DBI DCS	Acronyms Application Specific Integrated Circuit Complementary Metal Oxide Semiconductor Display Bus Interface Display Command Set
143 144 145 146 147 148	ASIC CMOS DBI DCS DOI	Acronyms Application Specific Integrated Circuit Complementary Metal Oxide Semiconductor Display Bus Interface Display Command Set Dependent On Implementation
143 144 145 146 147 148 149	ASIC CMOS DBI DCS DOI DSI	Acronyms Application Specific Integrated Circuit Complementary Metal Oxide Semiconductor Display Bus Interface Display Command Set Dependent On Implementation Display Serial Interface
143 144 145 146 147 148 149	ASIC CMOS DBI DCS DOI DSI I/O	Acronyms Application Specific Integrated Circuit Complementary Metal Oxide Semiconductor Display Bus Interface Display Command Set Dependent On Implementation Display Serial Interface Input/Output
143 144 145 146 147 148 149 150	ASIC CMOS DBI DCS DOI DSI I/O LSB	Acronyms Application Specific Integrated Circuit Complementary Metal Oxide Semiconductor Display Bus Interface Display Command Set Dependent On Implementation Display Serial Interface Input/Output Least Significant Bit

154 3 References

- 155 [1] MIPI Alliance Standard for Display Command Set, version 0.37, October 2005
- 156 [2] MIPI Alliance Standard for Display Parallel Interface, version 0.xx, August 2005
- 157 [3] MIPI Alliance Standard for Display Serial Interface, version 0.xx, August 2005

4 Display Architectures and Interface Constructions

159	4.1 Display Architectures
160	The display module shall be based on Type 1, Type 2, Type 3 or Type 4 display architecture.
161	The Type 1 Display Architecture should consist of the following functional blocks:
162	Display Device. Used to show the image data.
163	Display Driver. May be one or more devices used to drive the display device.
164	Full-frame memory. Used to hold the image data; can be integrated in the display driver.
165 166	Registers. Used to configure the display module behavior and hold identification information; can be integrated in the display driver.
167 168	Timing Controller. Provides timing signals to control the display device and display driver based on configuration information; can be integrated in the display driver.
169 170	Non-volatile memory. Used to store default register and configuration values; can be integrated in the display driver.
171 172	Control Interface. Provides the interface between the host processor and the display driver; can be integrated in the display driver.
173 174	Display Driving Circuit. As a part of display driver, used to convert timing signals and voltages to signals appropriate to drive the display device.
175 176	Power Supply. Used to convert system voltages to levels usable by the display device and display driver; can be integrated in the display driver.




Figure 1 Type 1 Display Architecture Block Diagram

179	The Type 2 Display Architecture should consist of the following functional blocks:
180	Display Device. Used to show image data.
181	Display Driver. May be one or more devices used to drive the display device.
182	Partial-frame memory. Used to hold image data. Can be integrated in the display driver.
183 184	Registers. Used to configure the display module behavior and hold identification information; can be integrated in the display driver.
185 186	Timing Controller. Provides timing signals to control the display device and display driver based on configuration information; can be integrated in the display driver.
187 188	Non-volatile memory. Used to store default register and configuration values; can be integrated in the display driver.
189 190	Control Interface. Provides the interface between the host processor and the display driver; can be integrated in the display driver.
191 192	Display Driving Circuit. As a part of display driver, used to convert timing signals and voltages to signals appropriate to drive the display device.
193 194	Power Supply. Used to convert system voltages to levels usable by the display device and display driver; can be integrated in the display driver.
195 196	Video Stream Interface. Used to receive video image data and timing signals from the host processor.

198




Figure 2 Type 2 Display Architecture Block Diagram

199	The Type 3 Display Architecture should consist of the following functional blocks:
200	Display Device. Used to show image data.
201	Display Driver. May be one or more devices used to drive the display device.
202 203	Registers. Used to configure the display module behavior and hold identification information; can be integrated in the display driver.
204 205	Timing Controller. Provides timing signals to control the display device and display driver based on configuration information; can be integrated in the display driver.
206 207	Non-volatile memory. Used to store default register and configuration values; can be integrated in the display driver.
208 209	Control Interface. Provides the interface between the host processor and the display driver; can be integrated in the display driver.
210 211	Display Driving Circuit. As a part of display driver, used to convert timing signals and voltages to signals appropriate to drive the display device.
212 213	Power Supply. Used to convert system voltages to levels usable by the display device and display driver; can be integrated in the display driver.
214 215	Video Stream Interface. Used to receive video image data and timing signals from the host processor.

217




Figure 3 Type 3 Display Architecture Block Diagram

- The Type 4 Display Architecture should consist of the following functional blocks:
- 219 Display Device. Used to show image data.
- 220 Display Driver. May be one or more devices used to drive the display device.
- Timing Controller. Provides timing signals to control the display device and display driver based on configuration information; can be integrated in the display driver.
- 223 Control lines. Used to receive display behavior control information from the host processor.
- Display Driving Circuit. As a part of display driver, used to convert timing signals and voltages to signals appropriate to drive the display device.
 - Power Supply. Used to convert system voltages to levels usable by the display device and display driver; can be integrated in the display driver.




Figure 4 Type 4 Display Architecture Block Diagram

- 230 In all architecture types, it is assumed the power supply is under the control of the display driver.
- 231 DBI is used for the control interfaces.
- Refer to MIPI Alliance Standard for Display Parallel Interface [2] for the video stream interface used in
- type 2, 3 and 4 architectures.

4.2 Display Bus Interface Constructions

The electrical connection between the host processor and a display module consists of two blocks: power

and interface. Power is supplied from either the host processor itself or another device under the control of

- the host to the power block of the display module. Interface blocks are used to transfer information
- between the host processor and a display module.

There are three types of DBI implementations, named type A, B and C as shown in Figure 5, Figure 6 and

Figure 7, respectively.




Figure 5 Type A Interface Block Diagram




Figure 6 Type B Interface Block Diagram

241242

234




Figure 7 Type C Interface Block Diagram

248

249

251

252

5 Interface Signal Description

5.1 Power Supply Signals

Table 1 Power Supply Signals

Symbol	Name	Description		
$V_{ m DD}$	Power supply	Power supply for display module		
$V_{ m DDI}$	Logic level supply	Logic level supply for interface signals		
AGND	Power Ground	GND for power supply		
DGND	Logic level ground	GND for logic level		

250 **5.2 Interface Signals**

5.2.1 Type A Interface

Table 2 Type A Interface Signal Description

Symbol	Name	I/O	Description
CSX	Chip Select	0	In Fixed E mode, host processor writes data (D[15:0], D[8:0] or D[7:0]) at falling edge, or reads at rising edge. In Clocked E mode, the display module is selected when low.
R/WX	Read/Write	О	Host processor reads data (D[15:0], D[8:0] or D[7:0]) when high or writes data (D[15:0], D[8:0] or D[7:0]) when low.
Е	E clock	0	In Fixed E mode, this signal is tied high. In Clocked E mode, the host processor reads information (D[15:0], D[8:0], D[7:0]) at rising edge or writes at falling edge.
D[15:0], D[8:0], or D[7:0]	Information	I/O	Information signals
D/CX	Data/Command	О	Data is indicated when high and Command is indicated when low.
RESX	Reset	О	Display module is reset when low.
TE	Tearing Effect	I	Tearing Effect (optional).

Note: I/O directions are defined from the host processor perspective.

- 254 When CSX is high, the display module ignores all other interface signals.
- 255 CSX can be connected to DGND permanently on the display module without limitations.

5.2.2 Type B Interface

256

257

Table 3 Type B Interface Signal Description

Symbol	Name	I/O	Description
CSX	Chip Select	О	Display module is selected when low.
RDX	Read	О	Host processor reads information (D[15:0], D[8:0] or D[7:0]) at rising edge.
WRX	Write	О	Host processor writes information (D[15:0], D[8:0] or D[7:0]) at falling edge.
D[15:0], D[8:0] or D[7:0]	Information	I/O	Information signals
D/CX	Data/Command	О	Data is indicated when high and Command is indicated when low.
RESX	Reset	О	Display module is reset when low.
TE	Tearing Effect	I	Tearing Effect

258 Notes:

263

- 259 I/O directions are defined from the host processor perspective.
- 260 When CSX is high, the display module ignores all other interface signals.
- 261 CSX can be connected to DGND permanently on the display module without limitations.

262 5.2.3 Type C Interface

Table 4 Type C Interface Signal Description

Symbol	Name	I/O	Description
CSX	Chip Select	О	Display is selected when low.
SCL	Serial Clock	О	Host processor writes information (DOUT or SDA) or reads information (DIN or SDA) at rising edge
DOUT	Information Out	О	Information signal output from host processor
DIN	Information In	I	Information signal input to host processor
SDA	Information	I/O	Bidirectional information signal

Symbol	Name	I/O	Description
D/CX	Data/Command	О	Data is indicated when high and Command is indicated when low (optional).
RESX	Reset	О	Display is reset when low.

- Notes:
- I/O directions are defined from the host perspective.
- When CSX is high, display module ignores all other interface signals.
- 267 CSX can be connected to DGND permanently on the display without limitations.

6 Interface I/O Cells

268

The host processor and display module interface blocks shall be implemented using CMOS I/O cells for interface signals as they are described in Figure 8.





Figure 8 Interface I/O Cells

7 Interface Functional Description

7.1 Type A Interface Write and Read Cycles

7.1.1 Write Cycle

- During a write cycle the host processor writes commands or data to the display module via the interface.
- 277 Type A interfaces support two modes: Fixed E and Clocked E. Both modes utilize CSX, D/CX, R/WX and
- E signals as well as all eight (D[7:0]), nine (D[8:0]) or sixteen (D[15:0]) information signals. D/CX is
- driven low while a command is present on the interface and pulled high when data is on the interface.
- The write cycle is described in Figure 9 and Figure 10.




281282

273

274

Figure 9 Type A Interface - Fixed E Mode Write Cycle

- 283 Note:
- 1. CSX is an unsynchronized signal; it can be stopped.
- 285 2. E signal is tied high in Fixed E mode.



289

291

292

293

294

295

Figure 10 Type A Interface - Clocked E Mode Write Cycle

- 288 Notes:
 - 1. E is an unsynchronized signal; it can be stopped.
- 290 2. CSX is asserted (taken low) for the same duration as the information signals.

7.1.2 Read Cycle

During a read cycle the host processor reads data from the display module via the interface. Type A interfaces support two modes: Fixed E and Clocked E. Both modes utilize CSX, D/CX, R/WX and E signals as well as all eight (D[7:0]), nine (D[8:0]) or sixteen (D[15:0]) information signals. D/CX is driven low during the entire read cycle.

The read cycle is described in Figure 11 and Figure 12.





Figure 11 Type A Interface - Fixed E Mode Read Cycle

- 299 Note:
- 1. CSX is an unsynchronized signal; it can be stopped.

2. E signal is tied up to high in Fixed E mode.

301302



303304

306

307

308

Figure 12 Type A Interface - Clocked E Mode Read Cycle

305 Note:

- 1. E is an unsynchronized signal; it can be stopped.
- 2. CSX is asserted (taken low) for the same duration as the information signals.

7.1.3 Display Read/Write Sequences




Figure 13 Type A Interface - Example Fixed E Mode Write Sequence




Figure 14 Type A Interface - Example Clocked E Mode Write Sequence

315

316




Figure 15 Type A Interface - Example Fixed E Mode Read Sequence




Figure 16 Type A Interface - Example Clocked E Mode Read Sequence

7.2 Type B Interface Write and Read Cycles

7.2.1 Write Cycle

317

318

319

320

321

322

323 324

326

327

329

330

331

332333

334

335

336

During a write cycle the host processor sends data to the display module via the interface. The Type B interface utilizes D/CX, RDX and WRX signals as well as all eight (D[7:0]), nine (D[8:0]) or sixteen (D[15:0]) information signals. WRX is driven from high to low then pulled back to high during the write cycle. The host processor provides information during the write cycle while the display module reads the host processor information on the rising edge of WRX. D/CX is driven low while command information is on the interface and is pulled high when data is present.

Figure 17 shows a write cycle for the type B interface.




Figure 17 Type B Interface - Write Cycle

Note: WRX is an unsynchronized signal; it can be stopped.

7.2.2 Read Cycle

During a read cycle the host processor reads data from the display module via the interface. The Type B interface utilizes D/CX, RDX and WRX signals as well as all eight (D[7:0]), nine (D[8:0]) or sixteen (D[15:0]) information signals. RDX is driven from high to low then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX. D/CX is driven high during the read cycle.

Figure 18 shows the read cycle for the type B interface.

338

339





Figure 18 Type B Interface - Read Cycle

Note: RDX is an unsynchronized signal; it can be stopped.


7.2.3 Display Read/Write Sequences



341342

340

Figure 19 Type B Interface Write Sequence



343344

Figure 20 Type B Interface Read Sequence


Note: Read Data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.

7.3 Type C Interface Write and Read Sequences

7.3.1 Write Cycle and Sequence

During a write cycle the host processor sends a single bit of data to the display module via the interface. The Type C interface utilizes CSX, SCL and SDA or DOUT signals. SCL is driven from high to low then pulled back to high during the write cycle. The host processor provides information during the write cycle while the display module reads the host processor information on the rising edge of SCL.

Figure 21 shows the write cycle for the type C interface.



354355

357

358 359

360

361

347

348

349

350 351

352

353

Figure 21 Type C Interface Write Cycle

Note: SCL is an unsynchronized signal; it can be stopped.

During the write sequence the host processor writes one or more bytes of information to the display module via the interface. The write sequence is initiated when CSX is driven from high to low and ends when CSX is pulled high. Each byte is either nine or sixteen write cycles in length. If the optional D/CX signal is used a byte is eight write cycles long. D/CX is driven low while command information is on the interface and is pulled high when data is present.

The type C interface write sequences are described in Figure 22, Figure 23 and Figure 24.




Figure 22 Type C Interface Write Sequence - Option 1

Note: D7 is MSB and D0 is LSB of byte.

363364




Figure 23 Type C Interface Write Sequence - Option 2

Note: D7 is MSB and D0 is LSB of byte.

366




Figure 24 Type C Interface Write Sequence - Option 3

Note: D7 is MSB and D0 is LSB of byte.

369

370

372

373

374

375376


377

378

7.3.2 Read Cycle and Sequence

During a read cycle the host processor reads a single bit of data from the display module via the interface. The Type C interface utilizes CSX, SCL and SDA or DIN signals. SCL is driven from high to low then pulled back to high during the read cycle. The display module provides information during the read cycle while the host processor reads the display module information on the rising edge of SCL. D/CX is driven during the read cycle if it is used in option 3.

Figure 25 shows the read cycle for the type C interface.



381

382

383

384

385

386

387

Figure 25 Type C Interface Read Cycle

Note: SCL is an unsynchronized signal; it can be stopped.

During the read sequence the host processor reads one or more bytes of information from the display module via the interface. The read sequence is initiated when CSX is driven from high to low and ends when CSX is pulled high. Each byte is either nine or sixteen write cycles in length. If the optional D/CX signal is used a byte is eight read cycles long. D/CX is driven low while command information is on the interface and is pulled high when data is present.

The type C interface read sequences are shown in Figure 26, Figure 27 and Figure 28.





Figure 26 Type C Interface Read Sequence - Option 1

Note: D7 is MSB and D0 is LSB of byte.

388



Note: D7 is MSB and D0 is LSB of byte.




Figure 28 Type C Interface Read Sequence - Option 3

Note: D7 is MSB and D0 is LSB of byte.

7.3.3 **Break and Pause of Sequences**

The host processor can break a read or write sequence by pulling the CSX signal high during a command or data byte. The display module shall reset its interface so it will be ready to receive the same byte when CSX is again driven low.

The host processor can pause a read or write sequence by pulling the CSX signal high between command or data bytes. The display module shall wait for the host processor to drive CSX low before continuing the read or write sequence at the point where the sequence was paused.

7.4 **Tearing Effect**

394 395

396

397

398

399

400

401

402

403

404

405

406

The display module can use the Tearing Effect signal to provide the host processor with internal signal information such as VSYNC as shown in Figure 29 or VSYNC + HSYNC as shown in Figure 30.




Figure 30 Tearing Effect Signal with VSYNC + HSYNC

416

8 Interface Electrical Characteristics

412 **8.1 Electrical Characteristics**

413 **8.1.1 Absolute Maximum Ratings**

Table 5 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power Supply	$ m V_{DD}$	DOI	V
Logic level supply	$ m V_{DDI}$	DOI	V
Logic Signal Input Voltage	Vı	DOI	V
Logic Signal Output Voltage	V _O	DOI	V

415 **8.1.2 DC Characteristics**

Table 6 DC Characteristics

Parameter	Symbol	Condition	Specification		ion	Unit
			min	typ	max	
Power Supply Voltage	V _{DD}	Operating Voltage		DOI		V
Logic High level input voltage	V_{IH}		$0.7V_{DDI}$		V_{DDI}	V
Logic Low level input voltage	V_{IL}		0.0		$0.3V_{\mathrm{DDI}}$	V
Logic High level output voltage	V_{OH}	I _{OUT} = -1 mA	$0.8V_{\mathrm{DDI}}$		V_{DDI}	V
Logic Low level output voltage	V _{OL}	$I_{OUT} = +1 \text{ mA}$	0.0		$0.2V_{\mathrm{DDI}}$	V
Logic High level input current	I_{IH}	Except D[15:0], D[8:0] or D[7:0]			10	uA
	I_{IHD}	D[15:0], D[8:0]or D[7:0]			10	uA
Logic Low level input current	I_{IL}	Except D[15:0], D[8:0] or D[7:0]	-10			uA
	$I_{\rm ILD}$	D[15:0], D[8:0] or D[7:0]	-10			uA

417 Note: $Ta = -30 \text{ to } 70 \text{ }^{\circ}\text{C}$

Table 7 Logic High level input voltage classification

			Specification			
Parameter	Symbol	Class	min	typ	max	unit
Logic High level input voltage		1	1.1	1.2	1.3	v
	$V_{ m DDI}$	2	1.4	1.5	1.6	v
		3	1.7	1.8	1.9	v
		4	2.6	2.8	3.0	v

419 Note: $Ta = -30 \text{ to } 70 \text{ }^{\circ}\text{C}$

420 **8.1.3 AC Characteristics**




Figure 31 AC Characteristics, Type A Interface, Fixed E Mode




Figure 32 AC Characteristics, Type A Interface, Clocked E Mode

425

Table 8 AC Characteristic -- Type A Interface

Signal	Symbo	Parameter	min	max	Unit	Description
	t _{as}	Address setup time	Т	-	ns	
R/WX or D/CX	t _{ah}	Address hold time (Write/Read)	Т	-	ns	
CSX or E	t _{cycle}	System clock cycle time	5xT	79xT	ns	
	$t_{ m DS}$	Data setup time	15	-	ns	
D[15:0],	t_{DH}	Data hold time	25		ns	For maximum C _L =30pF
D[8:0], or D[7:0]	t _{ACC}	Data access time	10		ns	For minimum
	t _{OH}	Output hold time	10		ns	$C_L=8pF$

426 Note:

427 1. Ta = -30 to 70 °C, V_{DDI} range: according to Logic High level input voltage classification , GND = 0V, T = 10 \pm 0.5 ns

429 2. Does not include signal rise and fall times.




Figure 33 AC Characteristics, Type B Interface

Table 9 AC Characteristics -- Type B Interface

Signal	Symbo	0 Parameter		max	Unit	Description
	t _{ast}	Address setup time	Т	-	ns	-
D/CX	t _{aht}	Address hold time (Write/Read)	Т	-	ns	
	t_{cs}	Chip Select setup time (Write)	2xT	-	ns	(2xT, 3xT,, 16xT)
CSX	t_{rcs}	Chip Select setup time (Read)	2xT	-	ns	(2xT, 3xT,, 16xT)
	t_{csf}	Chip Select Wait time (Write/Read)	20	-	ns	
	$t_{\rm wc}$	Write cycle	5xT	79xT	ns	(5xT, 6xT,, 79xT)
WRX	t_{wrh}	Write Control pulse H duration	3xT	63xT	ns	(3xT, 6xT,, 63xT)
	$t_{ m wrl}$	Write Control pulse L duration	2xT	16xT	ns	(2xT, 3xT,, 16xT)
	t _{rc}	Read cycle	5xT	79xT	ns	(5xT, 6xT,, 79xT)
RDX	t _{rdh}	Read Control pulse H duration	3xT	63xT	ns	(3xT, 6xT,, 63xT)
	t _{rdl}	Read Control pulse L duration	2xT	16xT	ns	(2xT, 3xT,, 16xT)
	$t_{ m wds}$	Write data setup time	15	-	ns	
D[15:0],	$t_{ m wdh}$	Write data hold time	25	-	ns	For maximum C _L =30pF
D[8:0], or D[7:0]	t_{racc}	Read access time	10	-	ns	For minimum C _L =8pF
	$t_{\rm rod}$	Read output disable time	10	-	ns	J. 3P1

433 Note:

436

434 1. Ta = -30 to 70 °C, V_{DDI} range: according to Logic High level input voltage classification, GND = 0V, T = 10 ± 0.5 ns

2. Does not include signal rise and fall times.




Figure 34 AC Characteristics, Type C Interface

Table 10 AC Characteristics -- Type C Interface

Signal	Symbol	Parameter	min	max	Uni t	Description
CSX	tess	Chip Select setup time (Write)	4xT	-	ns	
CDA	tcsh	Chip Select setup time (Read)	4xT	-	ns	
D/CX	tas	Address setup time	Т	-	ns	
(optional)	tah	Address hold time (Write/Read)	Т	-	ns	
	twc	Write cycle	10xT	_	ns	
SCL(write)	twrh	SCL H duration (write)	4xT	-	ns	
	twrl	SCL L duration (write)	4xT	-	ns	
	trc	Read cycle	15xT	-	ns	
SCL(read)	trdh	SCL H duration (read)	6xT	-	ns	
	trdl	SCL L duration (read)	6xT	-	ns	
DOUT or	tds	Data setup time	3xT	-	ns	
SDA(write)	tdh	Data hold time	3xT	-	ns	$\begin{array}{ccc} For & maximum \\ C_L = 30 pF \end{array}$
DIN or	tacc	Access time	10		ns	For minimum
SDA(read)	tod	Output disable time	Т	5xT	ns	C _L =8pF

440 Note:

441

442

443

444 445 1. Ta = -30 to 70 °C, V_{DDI} range: according to Logic High level input voltage classification, GND = 0V, T = 10 ± 0.5 ns

2. Does not include signal rise and fall times




Figure 35 TE Timings

446 Table 11 Example TE Timing Values

Symbol	Parameter	min	max	Unit	Description
$t_{ m vdl}$	Vertical Timing Low Duration	DOI	_	ms	
·					
$t_{\rm vdh}$	Vertical Timing High Duration	1000	-	μs	
t _{hdl}	Horizontal Timing Low Duration	DOI	-	μs	
$t_{ m hdh}$	Horizontal Timing High Duration	24	500	μs	

Note: Ta = -30 to 70 °C, V_{DDI} range: according to Logic High level input voltage classification, GND = 0V




Figure 36 Signal Rise and Fall Times, Host to Display Module (tr \leq 15 ns, tf \leq 15 ns)




Figure 37 Signal Rise and Fall Times, Display Module to Host (tr \leq 15 ns, tf \leq 15 ns)




Figure 38 Example Reset Timings

453454

Table 12 Example Reset Timing Values

Signal	Symbol	Parameter	Min	Max	Unit
RESX	$t_{ m RW}$	Reset pulse duration	10		μs
	$t_{ m RT}$	Reset cancel		5	ms

455 Notes:

456 1


- 1. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to Table 13.
- 2. Spike Rejection also applies during a valid reset pulse as shown below:

458459

457

Table 13 RESX Pulse Conditions

RESX Pulse	Action
Shorter than 5µs	Reset Rejected
Longer than 9µs	Reset
Between 5μs and 9μs	Reset starts



460

Figure 39 RESX Input Spike Rejection

462 **9 Reset**

463

465

466

9.1 Host Input/Output Pins

464 **9.1.1 Input Pins, I/O Pins**

Table 14 Host Input and I/O Pin Status Corresponding to Reset and Power On/Off Process

Signal Line	During Display Power-on Process	After Powered On	After Hardware Reset	During Display Module Power Off Process
TE Line	Input Invalid	Input Valid	Input Valid	Input Invalid
D[15:0], D[8:0], D[7:0], SDA (input) or DIN	Input Invalid	Input Valid	Input Valid	Input Invalid

9.1.2 Output Pins

Table 15 Host Output Pin Status Corresponding to Reset and Power On/Off Process

Signal Line	During Display Power-on Process	After Powered On	After Hardware Reset	During Display Module Power Off Process
RESX	Low	High	High	Low
CSX	High	High	High	High
D/CX	High or Low	High or Low	High or Low	High or Low
R/WX	High or Low	High or Low	High or Low	High or Low
Е	High or Low	High or Low	High or Low	High or Low
WRX	High or Low	High	High	High
RDX	High	High	High	High
SCL	High or Low	High	High	High
D[15:0], D[8:0], D[7:0], SDA (output) or DOUT	High-Z (Inactive) or Low	High-Z (Inactive) or Low	High-Z (Inactive) or Low	High-Z (Inactive) or Low

469 **9.2 Display Input/Output Pins**

470 **9.2.1 Output Pins, I/O Pins**

471

473

Table 16 Display Output and I/O pin Status After Reset and Power On/Off Process

Signal Line	After Powered On	After Hardware Reset
TE Line	Low	Low
D[15:0], D[8:0], D[7:0], SDA (output) or DIN	High-Z (Inactive)	High-Z (Inactive)

Note: There will be no output from D[15:0] or D[7:0] during Power On/Off sequences and Hardware Reset.

9.2.2 Input Pins

Table 17 Display Input Pin Status Corresponding to Reset and Power On/Off Process

Signal Line	During Display Power On Process	After Powered On	After Hardware Reset	During Display Power Off Process
RESX	DOI	Input valid	Input valid	DOI
CSX	Input invalid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input invalid
R/WX	Input invalid	Input valid	Input valid	Input invalid
Е	Input invalid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input invalid
SCL	Input invalid	Input valid	Input valid	Input invalid
D[15:0], D[8:0], D[7:0], SDA (input) or DOUT	Input invalid	Input valid	Input valid	Input invalid

10 Interface Color Coding

Color coding uses a red [R], green [G] and blue [B] additive color mixing method. R, G and B are used for each color data index in the following sections.

10.1 Serial Interface

10.1.1 3-bits/pixel (R 1-bit, G 1-bit, B 1-bit), Eight Colors - Option1




Figure 40 3-bits/pixel (R 1-bit, G 1-bit, B 1-bit), Eight Colors - Option 1

476

479

483 10.1.2 3-bit/pixel (R 1-bit, G 1-bit, B 1-bit), Eight Colors – Option 2




Figure 41 3-bit/pixel (R 1-bit, G 1-bit, B 1-bit), Eight Colors - Option 2

486 **10.2 8-bit Interface**

487

488

489

10.2.1 8-bits/pixel (R 3-bit, G 3-bit, B 2-bit), 256 Colors




Figure 42 8-bits/pixel (R 3-bit, G 3-bit, B 2-bit), 256 Colors

Note: The Data order is as follows, MSB = D7, LSB = D0. Picture Data is MSB = Bit2, LSB = Bit0 for Red and Green data, MSB = Bit1, LSB = Bit0 for Blue data.

493

494

495

10.2.2 12-bits/pixel (R 4-bit, G 4-bit, B 4-bit), 4,096 Colors




Figure 43 12-bits/pixel (R 4-bit, G 4-bit, B 4-bit), 4,096 Colors

Note: The Data order is as follows, MSB = D7, LSB = D0. Picture Data is MSB = Bit3, LSB = Bit0 for Red, Green, and Blue data. 496

499

500 501

497 10.2.3 16-bits/pixel (R 5-bit, G 6-bit, B 5-bit), 65,536 Colors




Figure 44 16-bits/pixel (R 5-bit, G 6-bit, B 5-bit), 65,536 Colors

Note: The Data order is as follows, MSB = D7, LSB = D0. Picture Data is MSB = Bit5, LSB = Bit0 for Green data, MSB = Bit4, LSB = Bit0 for Red and Blue data.

504

505

506

502 10.2.4 18-bits/pixel (R 6-bit, G 6-bit, B 6-bit), 262,144 Colors




Figure 45 18-bits/pixel (R 6-bit, G 6-bit, B 6-bit), 262,144 Colors

Note: The Data order is as follows, MSB = D7, LSB = D0. Picture Data is MSB = Bit5, LSB = Bit0 for Red, Green, and Blue data.

509

507 10.2.5 24-bits/pixel (R 8-bit, G 8-bit, B 8-bit), 16,777,216 Colors




Figure 46 24-bits/pixel (R 8-bit, G 8-bit, B 8-bit), 16,777,216 Colors

Note: The Data order is as follows, MSB = D7, LSB = D0. Picture Data is MSB = Bit7, LSB = Bit0 for Red, Green, and Blue data.

10.3 9-bit interface

512

513

514

515

10.3.1 18-bits/pixel (R 6-bit, G 6-bit, B 6-bit), 262,144 Colors




Figure 47 18-bits/pixel (R 6-bit, G 6-bit, B 6-bit), 262,144 Colors

Note: The Data order is as follows, MSB = D8, LSB = D0. Picture Data is MSB = Bit5, LSB = Bit0 for Red, Green, and Blue data.

10.4 16-bit Interface

519

520

521

10.4.1 8-bits/pixel (R 3-bit, G 3-bit, B 2-bit), 256 Colors




Figure 48 8-bits/pixel (R 3-bit, G 3-bit, B 2-bit), 256 Colors

Note: The Data order is as follows: MSB = D15, LSB = D0 and image data is MSB = Bit2, LSB = Bit0 for Red and Green data, and MSB = Bit1, LSB = Bit0 for Blue data.

526

524 10.4.2 12-bits/pixel (R 4-bit, G 4-bit, B 4-bit), 4,096 Colors




Figure 49 12-bits/pixel (R 4-bit, G 4-bit, B 4-bit), 4,096 Colors

Note: The Data order is as follows, MSB = D15, LSB = D0 and image data is MSB = Bit3, LSB = Bit0 for Red, Green, and Blue data.

531

532

533

529 **10.4.3 16-bits/pixel (R 5-bit, G 6-bit, B 5-bit), 65,536 Colors**




Figure 50 16-bits/pixel (R 5-bit, G 6-bit, B 5-bit), 65,536 Colors

Note: The Data order is as follows, MSB = D15, LSB = D0 and image data is MSB = Bit5, LSB = Bit0 for Green data and MSB = Bit4, LSB = Bit0 for Red and Blue data.

536

537

538

10.4.4 18-bits/pixel (R 6-bit, G 6-bit, B 6-bit), 262,144 Colors - Option 1





Figure 51 18-bits/pixel (R 6-bit, G 6-bit, B 6-bit), 262,144 Colors

Note: The Data order is as follows, MSB = D15, LSB = D0 and image data is MSB = Bit5, LSB = Bit0 for Red, Green, and Blue data.

539 10.4.5 18-bits/pixel (R 6-bit, G 6-bit, B 6-bit), 262,144 Colors - Option 2



540541

Figure 52 18-bits/pixel (R 6-bit, G 6-bit, B 6-bit), 262,144 Colors

Note: The Data order is as follows, MSB = D15, LSB = D0 and image data is MSB = Bit5, LSB = Bit0 for Red, Green, and Blue data.

546

547

548

544 10.4.6 24-bits/pixel (R 8-bit, G 8-bit, B 8-bit), 16,777,216 Colors - Option 1




Figure 53 24-bits/pixel (R 8-bit, G 8-bit, B 8-bit), 16,777,216 Colors

Note: The Data order is as follows, MSB = D15, LSB = D0 and image data is MSB = Bit7, LSB = Bit0 for Red, Green, and Blue data.

551

549 10.4.7 24-bits/pixel (R 8-bit, G 8-bit, B 8-bit), 16,777,216 Colors - Option 2




Figure 54 24-bits/pixel (R 8-bit, G 8-bit, B 8-bit), 16,777,216 Colors

Note: The Data order is as follows, MSB = D15, LSB = D0 and image data is MSB = Bit7, LSB = Bit0 for red, Green, and Blue data.

554 11 Command Set

- See the MIPI Alliance Standard for Display Command Set for a description of the commands in order to
- control the display module through DBI.

12 Interoperability, and Optional Capabilities

- This section describes interoperability requirements between different host processors and displays in DBI
- 559 application. There are a number of categories of potential differences or attributes that must be considered
- to ensure interoperability between a host processor and a display module in DBI usage.
- 1. DBI implementation Types A, B and C
- Each host processor and display module shall implement one or more of Type A, B or C interfaces.
- 563 2. TE support in Type A implementations
- Each host processor or display module may support TE when the Type A interface is implemented.
- 3. Type C option 1, 2 and 3 as specified in section 4.
- Each host processor and display module shall implement one or more options of Option 1, 2 and 3 when it implements a type C interface.
- 4. Logic High level input voltage classification
- Each host processor and display module shall support one or more voltage classification of Class 1, 2,
- 570 3 or 4.

- 5. Interface color coding
- Each host processor shall support one or more color coding scheme of 8-, 12-, 16-, 18- or 24-bits per
- 573 pixel when a Type 1 architecture is implemented.
- Each display module shall support one or more color coding scheme of 8-, 12-, 16-, 18- or 24-bits per
- 575 pixel, up to its native number of colors, when a Type 1 architecture is implemented.
- Each host processor and display module shall support 3-bits per pixel when a Type 2 or 3 architecture
- is implemented.
- 578 6. Bus width option Type A and Type B
- Each host processor and display module shall support one or more bus width options of 8-, 9- and 16-
- 580 bits.