## JEDEC STANDARD

**Embedded MultiMediaCard (eMMC) Product Standard, High Capacity** 

**JESD84-A42** 

**June 2007** 

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION





#### **NOTICE**

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or call (703) 907-7559 or www.jedec.org

# Published by ©JEDEC Solid State Technology Association 2007 2500 Wilson Boulevard Arlington, VA 22201-3834

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Please refer to the current

Catalog of JEDEC Engineering Standards and Publications online at

http://www.jedec.org/Catalog/catalog.cfm

Printed in the U.S.A.

All rights reserved

## **CONTENTS**

	Page
Forewo	rdvii
Introduc	ctionvii
1	Scope
2	Normative reference
3	Terms and definitions
4	eMMC Product Features
4.1	MMC-specific features
5	MMC Architecture
6	General description
7	Flash-memory-independent technology
8	Defect and error management
9	Operation modes
10	Device signals
11	Physical description
12	Electrical interface
12.1 12.1.1	Power-up

## **CONTENTS**(continued)

	I	Page
12.2	Power cycling	. 11
13	Bus operating conditions	. 11
13.1	Power supply voltage	. 12
13.2	Bus signal line load	. 12
13.3	Bus signal levels	. 12
13.3.1		. 13
13.3.2	Bus timing	. 13
14	Package Information	. 15

## **FIGURES**

		Page
Figure 1 —	MMC architecture	3
Figure 2 —	Functional block diagram	4
Figure 3 —	Ball assignment for AA and AB devices (see MO-276 drawings for details)	6
Figure 4 —	Ball assignment for BA devices (see MO-276 drawings for details)	7
Figure 5 —	Power-up diagram	.10
Figure 6 —	eMMC power cycle	.11
Figure 7 —	Bus signal levels	.12
Figure 8 —	Bus and device interface timing	.13

## **TABLES**

		Page
Table 1 —	Communication signals	5
Table 2 —	Ball assignments	8
Table 3 —	Bus operating parameters/conditions	11
Table 4 —	JEDEC eMMC power supply voltage	12
Table 5 —	Open-drain mode bus signal level	13
Table 6 —	Push-pull bus signal level	13
Table 7 —	Interface timing (high-speed interface )	13
	Interface timing (standard interface)	

#### **Foreword**

This top-level specification provides detailed information for aspects of the eMMC that differ from the standard JEDEC/MMC Electrical Specification. For eMMC applications, the content of this product specification supersedes content of the lower-level JESD84-B42 electrical specification to which it refers.

#### Introduction

In embedded applications, eMMC devices will be soldered directly on the PCB. The lower-level specification includes information unique to card form factors, making this top-level document essential for embedded application designers.

This specification covers a broad range of possible system configurations and voltage ranges. Be sure to contact your silicon provider for implementation details prior to initiating design work.

#### 1 Scope

This document provides a definition of the Embedded MultiMediaCard product, its environment, and handling. It also provides design guidelines and defines a tool box of macro functions and algorithms intended to reduce design-in costs.

#### 2 Normative reference

The following normative documents contain provisions that, through reference in this text, constitute provisions of this standard. For dated references, subsequent amendments to, or revisions of, any of these publications do not apply. However, parties to agreements based on this standard are encouraged to investigate the possibility of applying the most recent editions of the normative documents indicated below. For undated references, the latest edition of the normative document referred to applies.

This document references the MMC electrical specification JESD84-B42.

#### 3 Terms and definitions

For the purposes of this publication, the following abbreviations for common terms apply:

**Block** a number of bytes, basic data transfer unit

**Broadcast** a command sent to all cards on the MultiMediaCard bus<sup>1</sup>

**CID** Card IDentification number register

**CLK** clock signal

**CMD** command line or MultiMediaCard bus command (if extended CMDXX)

CRC Cyclic Redundancy Check
CSD Card Specific Data register

**DAT** data line

**DSR** Driver Stage Register

Flash a type of multiple time programmable non volatile memory

Group a number of write blocks, composite erase and write protect unit

LOW, HIGH binary interface states with defined assignment to a voltage level

**NSAC** defines the worst case for the clock rate dependent factor of the data access time

MSB, LSB the Most Significant Bit or Least Significant Bit

**OCR** Operation Conditions Register

**open-drain** a logical interface operation mode. An external resistor or current source is used to pull

the interface level to HIGH, the internal transistor pushes it to LOW

payload net data

<sup>1.</sup> Broadcast occurs only in MultiMediaCard systems supporting versions prior to 4.0. In version 4.0 and later only one card can be present on the bus.

Page 2

**push-pull** a logical interface operation mode, a complementary pair of transistors is used to push

the interface level to HIGH or LOW

**RCA** Relative Card Address register

**ROM** Read Only Memory

**stuff bit** filling 0 bits to ensure fixed length frames for commands and responses

**SPI** Serial Peripheral Interface

**TAAC** defines the time dependent factor of the data access time

three-state driver a driver stage which has three output driver states: HIGH, LOW and high impedance

(which means that the interface does not have any influence on the interface level)

token code word representing a command

 $V_{DD}$  + power supply

 $V_{SS}$  power supply ground

#### 4 eMMC Product Features

Embedded MultiMediaCard product features include:

- MMC interface
- Space-saving multiple-chip package
- Memory controller and Flash
- Temperature range:  $-25C^{\circ}$  to  $+85C^{\circ}$
- Offered in three LFBGA packages (see MO-276A for details):
- AA: 12mm x 16mm x 1.4mm
- AB: 12mm x 18mm x 1.4mm
- BA: 11.5mm x 13mm x 1.3mm
- System voltage
- Vcc: 1.7–1.95V or 2.7–3.6V
- VccQ: 1.7–1.95V or 2.7–3.6V

#### 4.1 MMC-specific features

JEDEC Electrical Specification, version 4.2

#### 5 MMC Architecture

Standard MMC architecture is depicted in Figure 1 on page 3.




Figure 1 — MMC architecture

#### 6 General description

JEDEC eMMC is a mass data storage device that utilizes a MultiMediaCard (MMC) interface, as shown in Figure 2 on page 4. It features low cost, small size, Flash-technology independence, and high data throughput. These features make JEDEC eMMC ideal for smart phones, digital cameras, PDAs, MP3 players, and countless other portable applications.

The nonvolatile JEDEC eMMC draws no power to maintain stored data, delivers high performance across a wide range of operating temperatures, and resists shock and vibration disruption.

A JEDEC eMMC device includes a Flash memory component and a controller on an advanced 10-signal bus.

Flash-technology independence is supported by compliance with this specification. The specification defines the communication protocol for MMC mode. This ensures ongoing compatibility between evolving Flash memory components and existing microcontrollers.

The eMMC functional block diagram is shown in Figure 2 on page 4.




Figure 2 — Functional block diagram

#### 7 Flash-memory-independent technology

The MMC specification defines the communication protocol between a host and a device. The protocol is independent of the Flash memory features included in the device. The JEDEC eMMC has an intelligent on-board controller that manages the MMC communication protocol.

The controller also handles block-management functions such as logical-block allocation and wear leveling. These management functions require complex algorithms and depend entirely on the Flash memory technology (generation or memory cell type).

JEDEC eMMC handles these management functions internally, making them invisible to the host processor.

#### 8 Defect and error management

JEDEC eMMC incorporates advanced technology for defect and error management. If a defective block is identified, JEDEC eMMC completely replaces the defective block with one of the spare blocks. This process is invisible to the host and generally does not affect data space allocated for the user.

JEDEC eMMC also includes a built-in error correction code (ECC) algorithm to ensure that data integrity is maintained.

#### 9 Operation modes

JEDEC eMMC supports MMC mode as well as SPI mode. The details are described in the following section.

#### 10 Device signals

JEDEC eMMC devices transfer data via a configurable number of data-bus signals. The communication signals are shown in Table 1.

Signal	Symbol	Description
Clock	CLK	Each cycle of the clock directs a transfer on the command line and on the data line(s). The frequency can vary between the minimum and the maximum clock frequency.
Command	CMD	This signal is a bidirectional command channel used for device initialization and command transfers.  The CMD signal has two operating modes: open-drain for initialization, and push-pull for command transfer.  Commands are sent from the MultiMediaCard bus master to the device, and responses are sent from the device to the host.
Data	DAT[7:0]	These are bidirectional data signals. The DAT signals operate in push-pull mode. By default, after power-up or RESET, only DAT0 is used for data transfer. The memory controller can configure a wider data bus for data transfer using either DAT[3:0] (4-bit mode) or DAT[7:0] (8-bit mode).  JEDEC eMMC includes internal pull-up resistors for data lines DAT[7:1]. Immediately after entering the 4-bit mode, the device disconnects the internal pull-up resistors on the DAT1 and DAT2 lines. (The DAT3 line internal pull-up is left connected.) Upon entering the 8-bit mode, the device disconnects the internal pull-ups on the DAT1, DAT2, and DAT[7:4] lines.

**Table 1 — Communication signals** 

Device initialization uses only the CMD channel and is, therefore, compatible with all devices.




Figure 3 — Ball assignment for AA and AB devices (see MO-276 drawings for details)




Figure 4 — Ball assignment for BA devices (see MO-276 drawings for details)

#### 11 Physical description

JEDEC eMMC has 10 signals. The host is connected to the device using a dedicated 10-ball connector. Ball assignments are shown in Table 2 on page 8. Note that Table 2 continues on the next two pages.

Table 2 — Ball assignments

169-Ball Devices	153-Ball Devices	Symbol	Type	Ball Function
AA and AB Devices	BA Devices			
W6	M6	CLK	Input	Clock: Each cycle directs a 1-bit transfer on the command and DAT lines.
W5	M5	CMD	Input	Command: A bidirectional channel used for device initialization and command transfers. Command has two operating modes: 1) Open-drain for initialization. 2) Push-pull for fast command transfer.
НЗ	A3	DAT0	I/O	Data I/O0: Bidirectional channel used for data transfer.
H4	A4	DAT1	I/O	Data I/O1: Bidirectional channel used for data transfer.
Н5	A5	DAT2	I/O	Data I/O2: Bidirectional channel used for data transfer.
J2	B2	DAT3	I/O	Data I/O3: Bidirectional channel used for data transfer.
J3	В3	DAT4	I/O	Data I/O4: Bidirectional channel used for data transfer.
J4	B4	DAT5	I/O	Data I/O5: Bidirectional channel used for data transfer.
J5	B5	DAT6	I/O	Data I/O6: Bidirectional channel used for data transfer.
J6	B6	DAT7	I/O	Data I/O7: Bidirectional channel used for data transfer.
M6, N5, T10, U9	E6, F5, J10, K9	Vcc	Supply	VCC: Flash I/O and memory power supply
K6, W4, Y4, AA3, AA5	C6, M4, N4, P3, P5	VccQ	Supply	VCCQ: Memory controller core and MMC I/F I/O power supply.
M7, P5, R10, U8	E7, G5, H10, K8	Vss	Supply	Vss: Flash I/O and memory ground connection.
K4, Y2, Y5, AA4, AA6	C4, N2, N5, P4, P6	VssQ	Supply	VssQ: Memory controller core and MMC I/F ground connection.
K2	C2	Vddi		VDDi: Connect 0.1μF capacitor from VDDi to ground.

Table 2 — Ball assignments (continued)

169-Ball Devices	153-Ball Devices	Symbol	Type	Ball Function
Miscellaneous				
A4, A6, A9, A11,	A1, A2, A6, A7, A8,	NC	_	No connect:
B2, B13, D1, D14,	A9, A10, A11, A12,			Can be connected to ground or left floating.
H1, H2, H6, H7, H8,	A13, A14, B1, B7,			
H9, H10, H11, H12,	B8, B9, B10, B11,			
H13, H14, J1, J7, J8,	B12, B13, B14, C1,			
J9, J10, J11, J12,	C3, C5, C7, C8, C9,			
J13, J14, K1, K3,	C10, C11, C12, C13,			
K5, K7, K8, K9,	C14, D1, D2, D3,			
K10, K11, K12,	D12, D13, D14, E1,			
K13, K14, L1, L2,	E2, E3, E5, E8, E9,			
L3, L12, L13, L14,	E10, E12, E13, E14,			
M1, M2, M3, M5,	F1, F2, F3, F10,			
M8, M9, M10, M12,	F12, F13, F14, G1,			
M13, M14, N1, N2,	G2, G3, G10, G12,			
N3, N10, N12, N13,	G13, G14, H1, H2,			
N14, P1, P2, P3,	H3, H5, H12, H13,			
P10, P12, P13, P14,	H14, J1, J2, J3, J5,			
R1, R2, R3, R5,	J12, J13, J14, K1,			
R12, R13, R14, T1,	K2, K3, K5, K6, K7,			
T2, T3, T5, T12,	K10, K12, K13,			
T13, T14, U1, U2,	K14, L1, L2, L3,			
U3, U5, U6, U7,	L12, L13, L14, M1,			
U10, U12, U13,	M2, M3, M7, M8,			
U14, V1, V2, V3,	M9, M10, M11,			
V12, V13, V14, W1,	M12, M13, M14,			
W2, W3, W7, W8,	N1, N3, N6, N7, N8,			
W9, W10, W11,	N9, N10, N11, N12,			
W12, W13, W14,	N13, N14, P1, P2,			
Y1, Y3, Y6, Y7, Y8,	P7, P8, P9, P10, P11,			
Y9, Y10, Y11, Y12,	P12, P13, P14			
Y13, Y14, AA1,				
AA2, AA7, AA8,				
AA9, AA10, AA11,				
AA12, AA13,				
AA14, AE1, AE14,				
AG2, AG13, AH4,				
AH6, AH9, AH11				

#### 12 Electrical interface

The following sections provide detailed information regarding the electrical interface.

#### 12.1 Power-up

MMC bus power-up is handled locally in each device and in the bus master. Figure 5 shows the power-up sequence and is followed by specific instructions regarding the power-up sequence.




Figure 5 — Power-up diagram

#### 12.1.1 Power-up guidelines

Power-up must adhere to the following guidelines:

- When power-up is initiated, VCC ramp-up must occur before or simultaneously with VCCQ going high.
- After power-up, the device enters the idle state. During this state the device ignores all bus transactions until CMD1 is received.
- After power-up, the maximum initial load the JEDEC eMMC can present on the VDD line is  $10\mu F$ , in parallel with a minimum of  $330\Omega$  During operation, device capacitanceon the VDD line must not exceed  $10\mu F$ .
- CMD1 is a special synchronization command used to negotiate the operation voltage range and to poll the device until it is out of its power-up sequence. Besides the operation voltage profile of the device, the response to CMD1 contains a busy flag indicating that the device is still working on its power-up procedure and is not ready for identification. This bit informs the host that the device is not ready; the host must wait until this bit is cleared. The device must complete its initialization within 1 second from the first CMD1 with a valid OCR range.
- The bus master moves the device out of idle state. Because the power-up time and the supply ramp-up time depend on application parameters such as the bus length and the power supply unit, the host must ensure that power is built up to the operating level (the same level that will be specified in CMD1) before CMD1 is transmitted.

- After power-up, the host starts the clock and sends the initializing sequence on the CMD line. This sequence is a contiguous stream of logical "1s". The sequence length is the longest of: 1ms, 74 clocks, or the supply ramp-up time. An additional 10 clocks are provided to eliminate power-up synchronization problems (beyond the 64 clocks of the power-up sequence).
- Every bus master must implement CMD1.

#### 12.2 Power cycling

VCC must be ramped up before or simultaneously with VCCQ going high when power is supplied. The host must not issue any commands until VCCQ and VCC are stable within each operating voltage range. At power-down, VCCQ must go LOW before or simultaneously with VCC going low.




Figure 6 — eMMC power cycle

#### 13 Bus operating conditions

The eMMC bus operating conditions are provided in Table 3.

Table 3 — Bus oper	rating parai	meters/cond	ltions

Parameters/Conditions	Min	Max	Unit	Notes
Peak voltage on all lines	-0.5	1.95	V	
Input leakage current (before initializing and/or connecting the internal pull-up resistors)	-100	100	μΑ	Except DAT3 pin <sup>1</sup>
Input leakage current (after changing the bus width and disconnecting the internal pull-up resistors)	-10	10	μΑ	
Output leakage current (before initializing and/or connecting the internal pull-up resistors)	-100	100	μΑ	

Table 3 — Bus operating parameters/conditions (continued)

Min	Max	Unit	Notes
		μΑ	
	Min	Min Max	

NOTE 1 To ensure entering the MMC mode, DAT3 signal has an internal pull-up resistor. For DAT3 signal, the specification for input/output leakage current =  $-100\mu$ A (min) to  $+100\mu$ A (max).

#### 13.1 Power supply voltage

The device current consumption for various device configurations is defined in the power class fields of the EXT\_CSD register. During power-up, the current consumption of any device must not exceed 10mA before the host sends a valid OCR range.

**Parameters** Unit Notes **Symbol** Min Max Typ V Supply voltage (I/O and core) VccQ 1.70 1.95 2.70 3.6 V Supply voltage Vcc 1.70 1.95 (Flash memory) 2.70 3.6 Supply voltage differentials Vss-VssQ -0.50.5 V (Vss-VssQ)

Table 4 — JEDEC eMMC power supply voltage

#### 13.2 Bus signal line load

The total load capacitance ( $C_L$ ) of each line of the MMC bus is the sum of the bus master capacitance ( $C_{HOST}$ ), plus the bus capacitance ( $C_{BUS}$ ), and the capacitance ( $C_{DEVICE}$ ) of the device connected to this line, so:  $C_L = C_{HOST} + C_{BUS} + C_{DEVICE}$ . The sum of the host and bus capacitances must not exceed 30pF.

#### 13.3 Bus signal levels

The bus can be supplied with a variable supply voltage; all signal levels relate to the supply voltage.




Figure 7 — Bus signal levels

Parameter	Symbol	Min	Max	Unit	Conditions
Output high voltage	VOH	VCCQ - 0.2		V	$IOH = -100  \mu A$
Output low voltage	VOL		0.3	V	IOL = 2  mA

Table 5 — Open-drain mode bus signal level

The input levels are identical with the push-pull mode bus signal lines.

#### 13.3.1 Push-pull bus signal level

The I/O signal level definitions for the JEDEC eMMC change as a function of VCCQ, as shown in Table 6.

Parameter	Symbol	Min	Max	Unit	Conditions
Output high voltage	Vон	VCCQ - 0.2		V	IOH = $-100\mu A$ at VDD (MIN)
Output low voltage	Vol		0.2	V	$I_{OL} = -100 \mu A$ at VDD (MIN)
Input high voltage	Vih	$0.7 \times VCCQ$	VCCQ + 0.3	V	
Input low voltage	VIL	VssQ - 0.3	$0.3 \times VCCQ$	V	

Table 6 — Push-pull bus signal level

#### 13.3.2 Bus timing




Figure 8 — Bus and device interface timing

Parameter	Symbol	Min	Max	Unit	Conditions	Notes
Clock	CLK					1
Clock frequency data transfer mode (PP) <sup>2</sup>	F <sub>PP</sub>	0	26/52	MHz	CL ≤ 30pF tolerance: +100 KHz	2
Clock frequency identification mode (OD)	F <sub>OD</sub>	0	400	KHz	Tolerance: 20 KHz	
Clock low time	tWL	6.5		ns	CL ≤ 30pF tolerance	
Clock rise time	<sup>t</sup> TLH		3	ns	CL ≤ 30pF tolerance	3
Clock fall time	<sup>t</sup> THL		3	ns	CL ≤ 30pF tolerance	

Table 7 — Interface timing (high-speed interface )

Table 7 — Interface timing (high-speed interface (continued))

Parameter	Symbol	Min	Max	Unit	Conditions	Notes
Inputs: CMD, DAT (in reference to CLK)						
Input set-up time	<sup>t</sup> ISU	3		ns	CL ≤ 30pF tolerance	
Input hold time	<sup>t</sup> IH	3		ns	CL ≤ 30pF tolerance	
Outputs: CMD, DAT (in reference to CLK)						
Output set-up time	tOSU	5		ns	CL ≤ 30pF tolerance	
Output hold time	tOH	5		ns	CL ≤ 30pF tolerance	
Signal rise time	tRISE		3	ns	CL ≤ 30pF tolerance	3
Signal fall time	<sup>t</sup> FALL		3	ns	CL ≤ 30pF tolerance	

NOTE 1 All timing values are measured relative to 50 percent of voltage level.

NOTE 2 .JEDEC eMMC devices will support the full frequency range, from 0 through 52 MHZ.

NOTE 3 Rise and fall times are measured from 10 percent through 90 percent of voltage level.

**Table 8** — **Interface timing (standard interface)** 

Parameter	Symbol	Min	Max	Unit	Conditions	Notes
Clock	CLK					1
Clock frequency data transfer mode (PP) <sup>2</sup>	Fpp	0	20	MHz	CL ≤ 30pF tolerance: +100 KHz	
Clock frequency identification mode (OD)	FOD	0	400	KHz	Tolerance: 20 KHz	
Clock LOW time	<sup>t</sup> WL	10		ns	CL ≤ 30pF tolerance	
Clock rise time	<sup>t</sup> TLH		10	ns	CL ≤ 30pF tolerance	2
Clock fall time	<sup>t</sup> THL		10	ns	CL ≤ 30pF tolerance	
Inputs: CMD, DAT (in reference to CLK)						
Input set-up time	<sup>t</sup> ISU	3		ns	CL ≤ 30pF tolerance	
Input hold time	<sup>t</sup> IH	3		ns	CL ≤ 30pF tolerance	
Outputs: CMD, DAT (in reference to CLK)						
Output set-up time	tOSU	13.1		ns	CL ≤ 30pF tolerance	
Output hold time	<sup>t</sup> OH	9.7		ns	CL ≤ 30pF tolerance	
			1	1	<u> </u>	ı

NOTE 1 All timing values are measured relative to 50 percent of voltage level.

NOTE 2 Clock rise and fall times are measured from VIL (MAX) to VIH (MIN) of voltage level.

## 14 Package Information

For package dimensions and other detailed information, refer to the September 2006 MO-276 specification.



JEDEC Standard No. JESD84-A42 Page 16



## Standard Improvement Form

JEDEC <u>JCESD84-A42</u>

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form and return to:

**JEDEC** 

Attn: Publications Department 2500 Wilson Blvd. Suite 220 Arlington, VA 22201-3834

Fax: 703.907.7583

Re Te: Th	recommend changes to the following:  dequirement, paragraph number:  dest method number:  The referenced paragraph number has proven to be:  Inclear  Too rigid  In error  Other:	er:					
2. Re	ecommendations for correction:						
		·					
3. Otl	3. Other suggestions for document improvement:						
Subm	mitted by:	hone:					
		mail:					
Addre	· ·						
City/S	/State/Zip	ate:					



