









ECE 270: Embedded Logic Design
























 The accelerator coherency port (ACP) is a 64-bit AXI slave interface on the SCU that provides cache-coherent access directly from the PL to the Cortex-A9 MP-Core

A range of system PL masters can use this interface to access the caches and the memory subsystem exactly the way the


 This simplifies software, increase overall system performance, or improve power



 Any read transactions through the ACP to a coherent region of memory interact with the SCU to check whether the required information is stored within the processor


 If it is, the data is returned directly to the requesting component.


• If it misses L1, then there is also the opportunity to hit in L2 cache before finally being forwarded to the main





 The ACP provides a low latency path between the PS and the accelerators implemented in the PL when compared with a legacy cache flushing and loading


AXI master on PL can also access OCM via

















- DMA controller is able to move large amounts of data without processor intervention.
- It can be programmed by CPU.
- It is master for central interconnect which is connected to DDR, OCM and slave peripherals including PL



- Two typical DMA transaction examples include:
- 1. Memory to memory (On-chip memory to DDR memory)
- 2. Memory to/from PL/PS peripheral (DDR memory to PL/PS peripheral)





Various DMAs in PL

AXI CDMA

- Provides high-bandwidth Direct Memory Access (DMA) between a memory-mapped source address and a memory-mapped destination address using the AXI4 protocol.
- If your BRAM is already hanging off the AXI interconnect, this will probably be the best option
- Optional Scatter Gather (SG) feature

Various DMAs in PL

- **AXI Datamover** Basic AXI4 Read to AXI4-Stream and AXI4-Stream to AXI4 Write data transport and protocol conversion.
- Enables high throughput transfer of data between the AXI4 memory-mapped and AXI4-Stream domains
- Lower level control of commands than other DMA (No interrupts)

Various DMAs in PL


- AXI DMA AXI Stream to AXI memory-mapped transfers
- AXI VDMA Similar to AXI DMA, but it does 2D transfers and has some other video-specific features (probably not what you want, unless you're doing video/imaging)

AXI DMA: Configuration by CPU and Polling


Remove printf statements from timing calculation

```
// Simple DMA Transfers
status=XAxiDma_SimpleTransfer(&AxiDMA,(UINTPTR)FFT_output_hw,(sizeof(float complex)*N),XAXIDMA_DEVICE_TO_DMA);
status=XAxiDma_SimpleTransfer(&AxiDMA,(UINTPTR)FFT_input,(sizeof(float complex)*N),XAXIDMA_DMA_TO_DEVICE);

// POLLING-Check whether the DMA-to-Device and Device-to-DMA transfers are complete
while(XAxiDma_Busy(&AxiDMA,XAXIDMA_DMA_TO_DEVICE));
printf("\n\rDMA-to-Device Transfer Done!");
while(XAxiDma_Busy(&AxiDMA,XAXIDMA_DEVICE_TO_DMA));
printf("\n\rDevice-to-DMA Transfer Done!");
XTime_GetTime(&PL_end_time);// Get End Time
```



Lab Extensions



Zynq Architecture: PS and PL

