








ECE 270: Embedded Logic Design












- ❖ ARM: Advanced RISC Machine
- ❖ AMBA: Advanced Microcontroller Bus Architecture (AMBA)



- ❖ ARM: Advanced RISC Machine
- ❖ AMBA: Advanced Microcontroller Bus Architecture (AMBA)
- ❖ 130 PS IO out of which 76 for DDR and 54 MIO for processor



- Communication between the PS and external interfaces is achieved primarily via the Multiplexed Input/Output (MIO)
- MIO provides 54 pins of flexible connectivity, meaning that the mapping between peripherals and pins can be defined as required.





of Pins


Peripheral


Certain connections can also be made via the Extended MIO (EMIO), which is not a direct path from the PS to external connections, but instead passes through and shares the I/O resources of the PL.


❖ 192 EMIOs















Processing System Interconnect

- Programmable logic to memory
 - Two ports to DDR
 - One port to OCM
- Central interconnect
 - Enables other interconnects to communicate
- Peripheral master
 - USB, GigE, SDIO connects to DDR and PL via the central interconnect
- Peripheral slave
 - CPU/APU, DMA, and PL access to IOP peripherals



Processing System Interconnect

- Processing system master
 - Two ports from the processing system to programmable logic
 - Connects the CPU block to common peripherals through the central interconnect
- Processing system slave
 - Two ports from programmable logic to the processing system

