






ECE 270: Embedded Logic Design




Zynq Architecture: PS and PL




Zynq Architecture: PS and PL

- ❖ ARM: Advanced RISC Machine
- ❖ AMBA: Advanced Microcontroller Bus Architecture (AMBA)




Zynq Architecture: PS and PL

- ❖ ARM: Advanced RISC Machine
- ❖ AMBA: Advanced Microcontroller Bus Architecture (AMBA)
- ❖ 130 PS IO out of which 76 for DDR and 54 MIO for processor



Zynq Architecture: PS and PL


- Communication between the PS and external interfaces is achieved primarily via the Multiplexed Input/Output (MIO)
- MIO provides 54 pins of flexible connectivity, meaning that the mapping between peripherals and pins can be defined as required.





Zynq Architecture: PS and PL


❖ Certain connections can also be made via the Extended MIO (EMIO), which is not a direct path from the PS to external connections, but instead passes through and shares the I/O resources of the PL.


❖ 192 EMIOs







Zynq Architecture: PS and PL











Processing System Interconnect


- Programmable logic to memory
 - Two ports to DDR
 - One port to OCM
- Central interconnect
 - Enables other interconnects to communicate
- Peripheral master
 - USB, GigE, SDIO connects to DDR and PL via the central interconnect
- Peripheral slave
 - CPU/APU, DMA, and PL access to IOP peripherals




Processing System Interconnect


- Processing system master
 - Two ports from the processing system to programmable logic
 - Connects the CPU block to common peripherals through the central interconnect
- Processing system slave
 - Two ports from programmable logic to the processing system








- At the top, we have PL fabric where we have HP port, ACP port, GP AXI master and slave ports



- AXI-HP M0-M3 ports are implemented inside the PL i.e. FPGA.
- ASYNC block allows clock domain change so rest of logic in PS can operate at different clock than PL.
- FIFO is used to buffer the data if needed



- The AXI_HP interfaces are also referred as AFI (AXI FIFO interface), to emphasize their buffering capabilities.
- After interconnect, we have three ports: 2 for DDR and one for OCM interconnect which is connected to OCM.
- The four AXI_HP interfaces provide PL bus masters with high bandwidth datapaths to the DDR and OCM memories for read and write operations.

Zynq Architecture: PS and PL

