ELD Lab 1 Design of Full Adder

Objective

- Design and implement a 4-bit adder for unsigned inputs using Full Adder
- Write the suitable testbench and verify the functionality of the full adder.
- Lab Homework: Extend the design to 4-bit adder/subtractor circuit for signed numbers

Theory


HA (single bit) and FA (multi-bit)


	Carry	Sum
x y	c	S
0 0	0	0
0 1	0	1
1 0	0	1
1 1	1	0

$$c_{i+1} = \bar{c}_i \cdot x_i \cdot y_i + c_i \cdot \bar{x}_i \cdot y_i + c_i \cdot x_i \cdot \bar{y}_i + c_i \cdot x_i \cdot y_i$$


$$c_{i+1} = x_i \cdot y_i + c_i \cdot (\bar{x}_i \cdot y_i + x_i \cdot \bar{y}_i)$$

$$c_{i+1} = x_i \cdot y_i + c_i \cdot (x_i \oplus y_i)$$






c_{i}	x_i	y_i	c_{i+1}	s_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1





HA (single bit) and FA (multi-bit)


$$s_i = (x_i \oplus y_i \oplus c_i)$$

$$c_{i+1} = x_i \cdot y_i + c_i \cdot (x_i \oplus y_i)$$











This approach minimizes the number of ICs needed to implement the circuit, and it reduces the wiring complexity substantially.

4-bit FA Block diagram




Adders



- For adder with unsigned number inputs, add output flag which goes high when overflow occurs
- When two numbers with n digits each are added and the sum is a number occupying n + 1 digits, we say that an overflow occurred.
- Overflow is a problem in digital computers because the number of bits that hold the number is finite and a result that contains n+1 bits cannot be accommodated by an n -bit word.

Adders



- For adder with unsigned number inputs, add output flag which goes high when overflow occurs
- When two unsigned numbers are added, an overflow is detected from the end carry out of the most significant position.

Lab


Open the Vivado

Select Create Project and click on Next



Open the Vivado

- Select appropriate project folder.
- Avoid windows folder and space in address



Project Type

Specify the type of project to create.




<u>RTL Project</u>


You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.


☑ Do not specify sources at this time

Select Zedboard



Vivado: Project Manager







PROJECT MANAGER

Settings

Add Sources

Language Templates

₱ IP Catalog

✓ IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS


> Open Elaborated Design

Design Sources

Add or Create Design Sources




Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.



Design Sources


Add or Create Design Sources


Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.




Design Sources

PROJECT MANAGER - Lab1_FA






Design Sources



Design Sources


```
module full_adder_1bit(
  input FA1_InA,
  input FA1_InB,
  input FA1_InC,
  output FA1_OutSum,
  output FA1_OutC
  assign FA1_OutSum = FA1_InA^FA1_InB^FA1_InC;
  assign FA1_OutC = ((FA1_InA^FA1_InB)&FA1_InC)|(FA1_InA&FA1_InB);
endmodule
```




Add new source file top_adder.v

Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.



Coan and add DTI include files into project




```
module top_adder(
····input·[3:0]·lnA,
····input·[3:0]·lnB,
  output [4:0] OutSum
  wire carry1, carry2, carry3;
```

```
C_1
                                                                 C_3
                                                                                    C_2
                                                                                             FA
                                                       FA
                                                                          FA
                                                                                                                FA
····full_adder_1bit·in0(.FA1_InA(InA[0])·,·.FA1_InB(InB[0])·,·.FA1_InC(1'b0)·,·.FA1_OutSum(OutSum[0])·,·.FA1_OutC(carry1));
```


····full_adder_1bit in1(.FA1_InA(InA[1]) , .FA1_InB(InB[1]) , .FA1_InC(carry1) , .FA1_OutSum(OutSum[1]) , .FA1_OutC(carry2));

····full_adder_1bit in2(.FA1_InA(InA[2]) , .FA1_InB(InB[2]) , .FA1_InC(carry2) , .FA1_OutSum(OutSum[2]) , .FA1_OutC(carry3));


····full_adder_1bit in3(.FA1_InA(InA[3]) , .FA1_InB(InB[3]) , .FA1_InC(carry3) , .FA1_OutSum(OutSum[3]) , .FA1_OutC(OutSum[4]));



PROJECT MANAGER - Lab1_FA




Testbench



Add Sources

This guides you through the process of adding and creating sources for your project

- Add or create constraints
- <u>Add</u> or create design sources
- Add or create simulation sources



OK

Cancel

Testbench

PROJECT MANAGER - Lab1_FA

Source File Properties Sources ? _ D G X Design Sources (1) ■ itop_adder (top_adder.v) (4) in0 : full_adder_1bit (full_adder_1bit.v) in1 : full_adder_1bit (full_adder_1bit.v) in2 : full_adder_1bit (full_adder_1bit.v) in3 : full_adder_1bit (full_adder_1bit.v) Constraints ∨ □ Simulation Sources (2) ✓ □ sim_1 (2) ■ top_adder (top_adder.v) (4) adder_tb (adder_tb.v) > 🗀 Utility Sources Compile Order Hierarchy Libraries

```
module adder_tb(
Testbench
                     reg [3:0] InA ,InB;
                    wire [4:0] OutSum;
                    top_adder tb0(.InA(InA) , .InB(InB) , .OutSum(OutSum));
                    initial begin
                       InA = 4'b0000; InB = 4'b0000;
                       #5 InA = 4'b0100 ; InB = 4'b0110;
                       #5 InA = 4'b0101 ; InB = 4'b0111;
                       #5 InA = 4'b0111 ; InB = 4'b0111;
                       #5 InA = 4'b1111 ; InB = 4'b0000;
                       #5 InA = 4'b0111 ; InB = 4'b0001;
                    end
                  endmodule
```

PROJECT MANAGER - Lab1_FA

Testbench


Source File Properties

```
Sources
                                             ? _ D G X
      Design Sources (1)
    ✓ ■ top_adder (top_adder.v) (4)
           in0 : full_adder_1bit (full_adder_1bit.v)
           in1 : full_adder_1bit (full_adder_1bit.v)
           in2 : full_adder_1bit (full_adder_1bit.v)
           in3 : full_adder_1bit (full_adder_1bit.v)
      Constraints
      Simulation Sources (1)


✓ □ sim_1 (1)

            adder_tb (adder_tb.v) (1)
                  tb0: top_adder(top_adder.v)(4)
      Utility Sources
```


Testbench




SIMULATION - Behavioral Simulation - Functional - sim_1 - adder_tb




Testbench






Elaborated Design




Elaborated Design



Homework


Adders




• For adder/subtractor with signed number inputs, add three independent output flags 1) First output flag goes high when overflow occurs, 2) Second output flag goes high when sum is negative, and 3) Third output flag goes high when sum is zero


Overflow

$$\begin{array}{r}
(+7) & 0111 \\
+ (-2) & + 1110 \\
\hline
(+5) & 10101 \\
c_4 = 1 \\
c_3 = 1
\end{array}$$







Overflow



Performance

- The longest propagation delay time in an adder is the time it takes the carry to propagate through the full adders.
- Inputs A3 and B3 are available as soon as input signals are applied to the adder. However, input carry C3 does not settle to its final value until C2 is available from the previous stage. Similarly, C2 has to wait for C1 and so on down to C0.





Self Study

Multiplication

