







ECE 270: Embedded Logic Design








Mid-Semester Performance

- 35 students with 10+ marks (27 with 15 marks)
- 75 students with 0 marks (even after open book test with ChatGPT)
- Theory performance is nearly same as lab performance

Plans after Mid-Semester










Advanced eXtensible Interface (AXI)

Native Interface









Interface

Modern day design consists of large number of IP blocks, each one designed to efficiently perform assigned task.

❖ In order to talk with each other and share data, communication

standard or protocol is necessary.





Interface

- Advanced eXtensible Interface (AXI) is one of the several standards developed by ARM and adopted by Xilinx for Zynq architecture (Others are IBM core connect and WishBone).
- Availability: By moving to an industry-standard, you have access not only to the Vivado IP Catalog, but also to a worldwide community of ARM partners.
- Productivity: By standardizing on the AXI interface, developers need to learn only a single protocol for IP
- Flexibility: Providing the right protocol for the application







CDMV

Advanced eXtensible Interface (AXI): part of AMBA (advanced

microcontroller bus architecture)




- Every AXI link contains two part: AXI master and AXI slave.
- ❖ AXI master initializes the transactions such as read and write. AXI slave is the one who responds to AXI master transactions.
- Transaction: Transfer of data from one point to another point




The AXI protocol provides a single interface definition, for the interfaces:

- between a master and the interconnect
- between a slave and the interconnect
- between a master and a slave.



AXI4-memory mapped:


- Single address, multiple data
- High-performance interface
- Suited for memory mapped communication allowing bursts of up to 256 data transfer cycles per address phase



AXI4-Lite:

Single address, single data: memory mapped single transactions

Does not support burst data -> Smaller logic footprint



AXI4-Stream:

- No address phase means this is not memory mapped
- Unlimited* data burst size

