### ELD Lab 11


# Multi-Stream IP based Accelerator Using FPGA and Comparison with ARM Processor

# Objective


- Implement 8-point FFT followed by inverse on FPGA and ARM Cortex A9 processor of Zynq SoC and compare their execution time.
- Verify AXI transaction using ILA
- **Homework 1:** Implement 64-point FFT followed by inverse on FPGA and ARM Cortex A9 processor of Zynq SoC and compare their execution time.


# Theory & Lab

# Zynq Architecture: PS and PL



#### FFT Accelerator






AUTO


Enable Single AXI4 Data Interface

32


64


v





#### With ILA






## **Execution Time Using Timer**

```
PS Output- 0.002597+0.002639I, PL Output- 0.002597+0.002639IDMA Transfer Successful!
PS Output- 0.015893+-0.022389I, PL Output- 0.015893+-0.022389IDMA Transfer Successful!
PS Output- -0.004274+-0.250000I, PL Output- -0.004274+-0.250000IDMA Transfer Successful!
PS Output- -0.008184+-0.027563I, PL Output- -0.008184+-0.027563IDMA Transfer Successful!
PS Output- 0.009524+0.012346I, PL Output- 0.009524+0.012346IDMA Transfer Successful!
PS Output- 0.052412+-0.010949I, PL Output- 0.052412+-0.010949IDMA Transfer Successful!
PS Output- -0.041667+0.050000I, PL Output- -0.041667+0.050000IDMA Transfer Successful!
PS Output- -0.009633+-0.008353I, PL Output- -0.009633+-0.008353IDMA Transfer Successful!
----- Execution Time Comparison ------
Execution time for PS in Micro-seconds: 5.291291
Execution time for PL in Micro-seconds: 8.759760
```

#### Vivado ILA



#### Vivado ILA

