






ECE 270: Embedded Logic Design




Zynq

- ❖ Not an ordinary FPGA
- ❖ Not an ordinary microprocessor
- ❖ Unique blend of two technologies with powerful interconnect
- ❖ In Zynq, the ARM Cortex-A9 is an application grade processor, capable of running full operating systems such as Linux, while the programmable logic is based on Xilinx 7-series FPGA architecture




ARM Processor Roadmap



ARM

Samsung
GALAXY S III



HP TouchPad



Apple A5:

iPhone 4 S iPad 2



PS VITA

PlayStation Vita




MOTOROLA XOOM™




Zynq

- ❖ All programmable SoC (APSoC)
- ❖ Offers software and hardware and IO Programmability on single SoC
- ❖ Is there any link between Zynq and Zinc?




Zynq


- ❖ All programmable SoC (APSoC)
- ❖ Offers software and hardware and IO Programmability on single SoC
- ❖ Is there any link between Zynq and Zinc?
- ❖ Zynq devices are intended to be flexible and form a compelling platform for a wide variety of applications, just as the metal zinc can be mixed with various other metals to form alloys with differing desirable properties.




Zynq EPP





Zynq Evolution





Zynq Evolution







SoC Architectures




APSOC




MPSoC




RFSOC




Heterogenous All Programmable SoC




Zynq EPP



Embedded System




Embedded System




- **Processor** — This is the 'brain' of the system. It is programmed to perform the tasks specific to the application of the embedded system.

Embedded System




- **Memory Controller** — Memory controllers manage the reading and writing of data to and from main memory in an embedded system. Provides an interface between the system memory and all other parts of the system.

Execution Cycles




- In order for a program that is stored in memory to be executed by the processor it must go through an *instruction execution cycle*.
- This is the process by which a system **retrieves** an instruction from memory, determines the **required actions** for that instruction, and **executes** those actions.
- Also referred to as the *fetch-and-execute cycle* or the *fetch-decode-execute cycle*

Execution Cycles





- To run a program, the program code is copied from secondary storage into the primary memory.
- The **CPU's program counter** indicates the memory location where the first command in the program has been saved and execution starts.
- A program counter keeps track of the memory address of the command to be executed next.
- In a program, each instruction occupies a space in the main memory. The program counter saves the address of each instruction and instructs the CPU in what sequence they should be executed.


Execution Cycles



- In plain CPUs the fetch execute cycle is carried out **progressively**, each instruction is being handled before the succeeding one is initiated.
- In modern CPUs the fetch execute cycle is executed **simultaneously**, in parallel via an instruction pipeline, which means the next command starts being executed before the previous command has completed.




Embedded System




- **Peripherals** — These are the components around the central processing unit.
- Peripherals can be implemented as individual integrated circuits, be contained on-chip with the processor, or may reside in an area of programmable logic such as an FPGA.

Embedded System




- **System Bus** — In an embedded system with multiple buses, the system bus connects the processor, memory controller and other high-speed devices together.
- **Peripheral Bus** — Allows devices on the peripheral bus to communicate with each other, even when a high-priority processor-memory transaction is taking place on the system bus.

Embedded System





- A **coprocessor** is a processing core that supplements the functionality of the primary processor, and is optimised for a single, specific task.
- By off-loading computations from the main processor to one or more co-processing units, the overall system performance can be accelerated.

Embedded System



- Whereas the main processor may be used for a variety of different tasks, co-processors are generally used to perform dedicated tasks.
- Examples :
 - High-speed arithmetic
 - Image and video processing
 - Digital signal processing
 - Data encryption

Co-processors



- With reference to Zynq SoC EPP, the programmable logic (PL: FPGA) provides a perfect platform to create **co-processing cores** due to the ability to **perform parallel execution**.
- **Other co-processors:** FPE, NEON, GPU

Convolution/Filter Task

- Parallel computing process by nature
- N number of taps/weights/filter coefficients
- N multiplications should happen in parallel

$$w_0 = 1, w_1 = 2, w_2 = 3$$

$$x_0 = 1 \text{ then } y_0 = x_0 w_0 = 1$$

$$x_1 = 2 \text{ then } y_1 = x_0 w_1 + x_1 w_0 = 4$$

$$x_2 = 1 \text{ then } y_2 = x_0 w_2 + x_1 w_1 + x_2 w_0 = 8$$

$$x_3 = 2 \text{ then } y_3 = x_1 w_2 + x_2 w_1 + x_3 w_0 = 10$$


Viewed as an Equation

$$Y_{(k)} = \sum_{i=0}^{i=N-1} w_i \cdot x_{(k-i)}$$

Annotations for the equation:

- Accumulate N times**: points to the summation symbol \sum .
- Coefficients**: points to w_i .
- Multiply**: points to the multiplication dot \cdot .


Viewed as a Diagram



Sequential vs. Parallel DSP Processing


SIMD:
Single
Instruction
Multiple
data

Standard DSP Processor – Sequential (Generic DSP)




$$\frac{1.2 \text{ GHz}}{3960 \text{ clock cycles}} = 303 \text{ KSPS}$$

FPGA - Fully Parallel Implementation (7 Series FPGA)




$$\frac{600 \text{ MHz}}{1 \text{ clock cycle}} = 600 \text{ MSPS}$$

SIMD (Single Instruction Multiple Data) Processing in the NEON



SIMD (Single Instruction Multiple Data) Processing in the NEON



- ❖ This means that complex tasks that would require a large number of sequential CPU clock cycles to compute can be executed far quicker using the dedicated coprocessor.