
ELD Lab 4 Design of Sequence Detector


Objective

- Design 1011 sequence detector using behavioral modelling
- Verify the circuit using virtual input and output (VIO).
- Lab Homework: Change the sequence to 1111


Finite State Machines



FSM: Sequence Detector 1101 (Moore)




FSM: Sequence Detector 1101 (Moore)



```
reg[2:0] present_state, next_state;
parameter S0 = 3'b000, S1 = 3'b001, S2 = 3'b010, // states
S3 = 3'b011, S4 = 3'b100;
```

FSM: Sequence Detector 1101 (Moore)



Lab

Proposed Approach


FSM

end

```
module FSM moore 1101(
  input Clk_pb,
  input Clear,
  input Inp 1,
  output reg Detect,
  output [2:0] FSM_state
  parameter S0 = 3'b000, S1 = 3'b001, S2 = 3'b010, S3 = 3'b011, S4 = 3'b100;
  reg [2:0] present_state = S0;
  reg [2:0] next state;
always@(posedge Clk_pb or posedge Clear)
                                                            always@(*)
                                                            begin
begin
                                                               if(present_state == S4)
   if (Clear)
                                                                 Detect = 1;
                                                               else
       present state <= S0;
                                                                 Detect = 0;
   else
                                                            end
                                                            assign FSM state = present state;
       present state <= next state;
```

```
always@(*)
begin
  case(present state)
     S0: if(Inp_1 == 1)
           next state = S1;
         else
           next state = S0;
     S1: if(Inp 1 == 1)
           next_state = S2;
         else
           next state = S0;
     S2: if(Inp_1 == 0)
           next state = S3;
         else
          next_state = S2;
     S3: if(Inp 1 == 1)
           next state = S4;
         else
           next state = S0;
      S4: if(Inp 1 == 0)
            next_state = S0;
          else
            next state = S2;
      default next state = S0;
   endcase
 end
```


Detection of Push Button Press




Detection of Push Button Press

```
module PB_clock(
  input Clk 1Hz,
  input Inp 0,
  input Inp_1,
  output reg Clk pb
  wire Inp_pulse;
  assign Inp_pulse = Inp_0 | Inp_1;
  always@(posedge Clk_1Hz)
     Clk_pb <= Inp_pulse;
endmodule
```

FSM with Clock Division



VIO Wrapper



Demo

- Add XDC file and generate bitstream
- Verify the functionality using VIO
- Use toggle button option in VIO

```
∨ □ Design Sources (1)
    Vio_wrapper (Vio_wrapper.v) (2)
        > 🕂 🔳 v1 : vio fsm (vio fsm.xci)

✓ ■ f1 : Top_FSM (Top_FSM.v) (4)
           > 🗗 🖪 cm : clk cmt 8M (clk cmt 8M.xci)
              cd : clk_div_rtl (clk_div_rtl.v)
              pb : PB_clock (PB_clock.v)
              fsm: FSM moore 1101 (FSM moore 1011.v)

✓ □ Constraints (1)

∨ □ constrs 1 (1)

          Zed.xdc

∨ □ Simulation Sources (1)
    > = sim_1 (1)
> 🗀 Utility Sources
```

Possible Extensions

- Moore/Mealy FSMs for any sequence
- Asynchronous/Synchronous active high/low Clear
- Change the FSM input clock to Clk_xHz where x can be any positive integer
- Design a counter (2->4->8->2->4->8.....) using FSM
- FSM with two outputs: Detect and Error. Detect is set to 1 when sequence is correct and Error is set to 1 when sequence is wrong.