

ELD Lab 11


Multi-Stream IP based
Accelerator Using FPGA and
Comparison with ARM Processor

Objective


- Implement 8-point FFT followed by inverse on FPGA and ARM Cortex A9 processor of Zynq SoC and compare their execution time.
- Verify AXI transaction using ILA
- **Homework 1:** Implement 64-point FFT followed by inverse on FPGA and ARM Cortex A9 processor of Zynq SoC and compare their execution time.

Theory & Lab

Zynq Architecture: PS and PL



FFT Accelerator



☐ Show disabled ports



Component Name **axi_dma_0**

☐ Enable Asynchronous Clocks (Auto)

☐ Enable Scatter Gather Engine

☐ Enable Micro DMA

☐ Enable Multi Channel Support

☐ Enable Control / Status Stream

Width of Buffer Length Register (8-26) **23** bits

Address Width (32-64) **32** bits

☒ Enable Read Channel

Number of Channels **1**

Memory Map Data Width **64**

Stream Data Width **64**

Max Burst Size **64**

☒ Allow Unaligned Transfers

☒ Enable Write Channel

Number of Channels **1**

☐ MANUAL Memory Map Data Width **64**

Stream Data Width (Auto) **32**

Max Burst Size **64**

☒ Allow Unaligned Transfers

☐ Use Rxlenght In Status Stream

AUTO


☐ Enable Single AXI4 Data Interface

AXI4-Stream Data Width Converter (1.1)



[Documentation](#) [IP Location](#)

☐ Show disabled ports




Component Name

Slave Interface TDATA Width (bytes) [1 - 512]



Master Interface TDATA Width (bytes) [1 - 512]

Signal Properties

<input type="text" value="AUTO"/>	Enable TSTRB	No	▼
<input type="text" value="AUTO"/>	Enable TKEEP	No	▼
<input type="text" value="AUTO"/>	Enable TLAST	Yes	▼
<input type="text" value="AUTO"/>	TID Width (bits)	0	[0 - 32]
<input type="text" value="AUTO"/>	TDEST Width (bits)	0	[0 - 32]
<input type="text" value="AUTO"/>	TUSER bits per byte	0	[0 - 512]
	Enable ACLKEN	No	▼



With ILA



Execution Time Using Timer

```
PS Output- 0.002597+0.002639I, PL Output- 0.002597+0.002639IDMA Transfer Successful!
```

```
PS Output- 0.015893+-0.022389I, PL Output- 0.015893+-0.022389IDMA Transfer Successful!
```

```
PS Output- -0.004274+-0.250000I, PL Output- -0.004274+-0.250000IDMA Transfer Successful!
```

```
PS Output- -0.008184+-0.027563I, PL Output- -0.008184+-0.027563IDMA Transfer Successful!
```

```
PS Output- 0.009524+0.012346I, PL Output- 0.009524+0.012346IDMA Transfer Successful!
```

```
PS Output- 0.052412+-0.010949I, PL Output- 0.052412+-0.010949IDMA Transfer Successful!
```

```
PS Output- -0.041667+0.050000I, PL Output- -0.041667+0.050000IDMA Transfer Successful!
```

```
PS Output- -0.009633+-0.008353I, PL Output- -0.009633+-0.008353IDMA Transfer Successful!
```






```
----- Execution Time Comparison -----
```






```
Execution time for PS in Micro-seconds: 5.291291
```

```
Execution time for PL in Micro-seconds: 8.759760
```

Vivado ILA

Settings - hw_ila_1 Status - hw_ila_1 x ? _ □





Core status      Idle

Capture status - Window 1 of 1

Window sample 0 of 2048

Idle

Trigger Setup - hw_ila_1 x Capture Setup - hw_ila_1

Name	Operator	Radix	Value	Port	Comparator Usage
slot_0 : xfft_0_M_AXIS_DATA : TLAST	==	[B]	R	probe3[0]	1 of 1

Vivado ILA

