# ELD Lab 6 Exploring AXI Interface

## Objective

- Understand the basics of AXI Interface
- Design floating point arithmetic using logarithmic and square root IPs available in Vivado

$$y = \frac{1}{\ln(x)}$$


• Lab Homework: Design the floating point arithmetic circuit to implement following equation


$$z = \sqrt{x} + \frac{1}{\ln y} + 1.5$$

# Theory


#### AXI

- Every AXI link contains two part: AXI master and AXI slave.
- ❖ AXI master initializes the transactions such as read and write. AXI slave is the one who responds to AXI master transactions.
- Transaction: Transfer of data from one point to another point






**VALID** before READY handshake




VALID before READY handshake


- The *source* generates the **VALID** signal to indicate when the address, data or control information is available.
- The *destination* generates the **READY** signal to indicate that it can accept the information.
- ❖ Transfer occurs only when both the VALID and READY signals are HIGH




#### **VALID** before READY handshake



**READY before VALID handshake** 



**VALID** with READY handshake




VALID before READY handshake


- ❖ A source is NOT permitted to wait until READY is asserted before asserting VALID
- ❖ Once VALID is asserted it must remain asserted until the handshake occurs, at a rising clock edge at which VALID and READY are both asserted.
- ❖ A destination is permitted to wait for **VALID** to be asserted before asserting the corresponding **READY**.
- ❖ If READY is asserted, it is permitted to deassert READY before VALID is asserted.

#### **AXI Stream**

The AXI4-Stream protocol defines a single channel for transmission of streaming data (unlimited burst).




#### **AXI Stream**




- The AXI4-Stream channel is modeled after the Write Data channel of the AXI4.
- Unlike AXI4, AXI4-Stream interfaces can burst an unlimited amount of data.

#### **AXI Stream**

#### Signal Processing




Video Processing




## Lab


## Proposed Approach




### Locate the IP in Vivado




## Log Operation





## Reciprocal operation



## Top Module

For e MS Po	e a module and specify I/O Ports to add to your source file. ach port specified: B and LSB values will be ignored unless its Bus column is checked. rts with blank names will not be written.  ule Definition						
	Module name: Top_arith						8
I	I/O Port Definitions						
	+   -   +   +						
	Port Name	Directio	n	Bus	MSB	LSB	
	Clk_100M	input	~		0	0	
	S_data	input	~	<b>✓</b>	31	0	
	S_valid	input	~		0	0	
	S_ready	output	v		0	0	
	M_data	output	~	<b>✓</b>	31	0	
	M_valid	output	~		0	0	
	M_ready	input	~		0	0	

```
module Top_arith(
    input Clk_100M,
    input [31:0] S data,
    input S valid,
    output S ready,
    output [31:0] M data,
    output M valid,
   input M ready
    );
wire int valid, int ready;
wire [31:0] int data;
FP log 11 (
 .aclk(Clk 100M),
                                                   // imput wire aclk
 .s axis a tvalid(S valid),
                                      // input wire s axis a tvalid
 .s axis a tready(S ready),
                                // output wire s axis a tready
 .s_axis_a_tdata(S_data),
                                     // input wire [31 : 0] s axis a tdata
 .m_axis_result_tvalid(int_valid), // output wire m axis result tvalid
  .m axis result tready(int ready), // input wire m axis result tready
  .m_axis_result_tdata(int_data)
                                   // output wire [31 : 0] m axis result tdata
);
FP recp rl (
 .aclk(Clk 100M),
                                                   // input wire aclk
 .s_axis_a_tvalid(int_valid),
                                         // input wire s axis a tvalid
 .s_axis_a_tready(int_ready),
                                         // output wire s axis a tready
 .s axis a tdata(int data),
                                         // input wire [31 : 0] s axis a tdata
 .m axis result tvalid(M valid), // output wire m axis result tvalid
 .m_axis_result_tready(M_ready), // input wire m axis result tready
  .m axis result tdata(M data) // output wire [31 : 0] m axis result tdata
);
endmodule
```





#### Testbench

#### This guides you through the process of adding and creating sources for your project

Add or create constraints

Add Sources

- Add or create design sources
- Add or create simulation sources

Floating point converter: <a href="https://www.h-schmidt.net/FloatConverter/leef754.html">https://www.h-schmidt.net/FloatConverter/leef754.html</a>

```
module arith_test(
   );
   reg Clk_100M, S_valid, M_ready;
   reg [31:0] S data;
   wire M valid, S ready;
   wire [31:0] M_data;
   Top_arith t1 (.Clk_100M(Clk_100M),.S_data(S_data),.S_valid(S_valid),.S_ready(S_ready),.M_data(M_data),.M_valid(M_valid),.M_ready(M_ready));
   initial begin
       Clk_100M = 0;
       S_valid = 0;
       S data = 0;
       M ready = 1;
    always
       #5 Clk 100M = ~Clk 100M;
   initial begin
       S_data = 32'b010000001010000000000000000000;
       S valid = 1;
       while (S ready == 0)
            S valid = 1;
        #5 S_valid = 0;
       @(posedge M_valid);
        #10 $stop;
    end
```

### Simulations

