








ECE 270: Embedded Logic Design










FF Timing Constraints








- This is very important equation since it puts limit on the minimum value of clock period and hence, maximum value of clock frequency.
- Limit on maximum value of clock frequency means limit on the speed at which the circuit can operates.




 How to increase the clock frequency or reduce the clock period?

$$T_{clk} \geq T_{clk-out} + T_{pmax} + T_{setup} + T_{skew}$$

- Now, F and G can be working on input Xi+1 while H is performing its computations on Xi.
- This is 2-stage pipeline i.e. if we have valid input X during clock cycle j, P(X) is valid during clock cycle j+2.
- Assuming F, G and H have propagation delay of 15, 20 and 25 ns, and ideal registers i.e. FFs, then





	latency	throughput
unpipelined	45	1/45
2-stage pipeline	50	1/25


Pipelining (Summary)


- A well-formed K-Stage Pipeline ("K-pipeline") circuit have exactly K registers on every path from an input to an output.
- A COMBINATIONAL CIRCUIT is thus a 0-stage pipeline.
- Every pipeline stage, hence every K-Stage pipeline, has a register on its OUTPUT (not on its input).
- The CLOCK common to all registers must have a period sufficient to cover propagation delay of combinational circuit, clock-to-output delay of launching FF, setup time of capturing FF and clock skew.
- The LATENCY of a K-stage pipeline is K times the period of the system's clock. The THROUGHPUT of a K-stage pipeline is the frequency of the clock.


$$T_{clk} \ge \frac{T_{clk-out}}{T_{clk}} + T_{pmax} + \frac{T_{setup}}{T_{skew}} + \frac{T_{skew}}{T_{skew}}$$

$$T_{clk} \ge \frac{T_{clk-out}}{T_{clk}} + T_{pmax} + \frac{T_{setup}}{T_{skew}} + T_{skew}$$

- Signals experiences logic and routing delays through all logic paths, as they propagate from one clocked register (FF) to the next.
- Critical path delay is the delay along the critical path i.e. the longest combinatorial propagation delay through the circuit.
- Critical path delay must be shorter than one clock period in order to guarantee the correct operation of the circuit.







$$\tau_{CPD} = \tau_{NAND} + \tau_{XOR} + \tau_{AND} + \tau_{routeA} + \tau_{routeB} + \tau_{routeC} + \tau_{routeD}$$

$$logic delays$$

$$routing delays$$

$$\tau_{CPD} = 0.3 \text{ns} + 0.4 \text{ns} + 0.2 \text{ns} + 0.15 \text{ns} + 0.2 \text{ns} + 0.25 \text{ns} + 0.1 \text{ns}$$


$$= 1.6 \text{ns}$$

Maximum Clock Frequency

Maximum clock frequency depends on critical path delay as given below


$$f_{clk_{max}} = \frac{1}{\tau_{CPD}} = \frac{1}{1.6 \text{ns}} = 625 \text{MHz}$$

If the clock frequency applied is less than 625 MHz, then a signal leaving one register arrives at the next register within one clock period.




Maximum Clock Frequency


Maximum clock frequency should be as high as possible




Pipelining: Breaking of critical path by inserting additional registers




Pipelining: Breaking of critical path by inserting additional registers




❖ The effect of adding the additional pipeline register is to increase the maximum clock frequency by a factor of 2 (Is it true?)




- Inserting pipeline registers clearly has an effect on the latency of the circuit i.e. the number of clock cycles from input to output.
- For every pipeline register, the latency increases by 1 clock cycle





```
module top_FA(
  input clk,
  input [2:0] A,
  input [2:0] B,
  output reg [3:0] Sum=0
 ···);
  wire [1:0] Carry;
    fa FA0(.A(A[0]), .B(B[0]), .C(1'b0), .Sum(Sum[0]), .Carry(Carry[0]));
    fa FA1(.A(A[1]), .B(B[1]), .C(Carry[0]), .Sum(Sum[1]), .Carry(Carry[1]));
    fa FA2(.A(A[2]), .B(B[2]), .C(Carry[1]), .Sum(Sum[2]), .Carry(Sum[3]))
endmodule
```





- Does arithmetic word lengths affect critical path delay???
- The last bit of result is not available until the calculation is complete and all the necessary carries have propagated from LSB to MSB.
- Hence, longer the arithmetic word length, longer is the critical path delay.



















```
module top_pipeline(
                                     always@(posedge clk)
                                                                               always@(posedge clk)
···input clk,
                                     begin
                                                                               begin
···input [2:0] A,
                                     FF A21<= A[2]:
                                                                                  Sum[3] <= sum_3;
····input [2:0] B,
                                     FF B21<= B[2];
                                                                                  Sum[2] <= sum 2;
output reg [3:0] Sum=0
                                     end
                                                                                  sum_11<= sum_1;
                                     always@(posedge clk)
                                                                               \simsum 01<= sum 0;
                                     begin
                                                                               end
····always@(posedge clk)
                                      FF A22<= FF A21;
····begin
                                       FF B22<= FF B21:
                                                                               always@(posedge clk)
FF_A01<= A[0];
                                     end
                                                                               begin
····FF B01<= B[0];
                                     always@(posedge clk)
                                                                                  Sum[1] <= sum_11;
····end
                                     begin
                                                                                \rightarrowsum 02<= sum 01;
                                       FF A23<= FF A22;
                                                                               end
                                      FF B23<= FF B22:
  always@(posedge clk)
                                     end
  begin
                                                                               always@(posedge clk)
  ···FF_A11<= A[1];
                                                                               begin
  FF B11<= B[1];
                                                                                  Sum[0] <= sum 02:
                                     always@(posedge clk)
  end
                                                                               end
                                     begin
  always@(posedge clk)
                                      C_1reg < = C_1;
  begin
                                       C 2req <= C 2;
  FF_A12<= FF_A11;
                                     end
  ····FF B12<= FF B11:
  end
                        fa FA0(.A(FF A01), .B(FF B01), .C(1'b0) , .Sum(sum 0), .Carry(C 1));
                        fa FA1(.A(FF_A12), .B(FF_B12), .C(C_1reg), .Sum(sum_1), .Carry(C_2));
                        fa FA2(.A(FF A23), .B(FF B23), .C(C 2reg), .Sum(sum 2), .Carry(sum 3));
```

FIR Filter


N-weight Finite Impulse Response (FIR)



$$y(k) = \sum_{n=0}^{N-1} x(k-n)w_n$$



FIR Filter



critical path delay = $\tau_{mult} + 4\tau_{add}$

$$f_{\text{clk(max)}} = \frac{1}{\tau_{\text{mult}} + 4\tau_{\text{add}}}$$

N-weight Finite Impulse Response (FIR)

$$y(k) = \sum_{n=0}^{N-1} x(k-n)w_n$$

$$\tau_{add} = 0.1 \text{ns}$$
 $\tau_{mult} = 1 \text{ns}$

$$f_{\text{clk}} = \frac{1}{1 + (4 \times 0.1)} \times 10^9 \approx 714 \text{MHz}$$

$$f_{\text{clk}} = \frac{1}{1 + (9 \times 0.1)} \times 10^9 \approx 526 \text{MHz}$$

zero sample latency between input and output

How to Pipeline Architecture?