ELD Lab 2
Verification of Full Adder on FPGA

Objective

- Implement a 4-bit adder for unsigned inputs using Full Adder on FPGA
- Verify using virtual input and output (VIO).
- **Lab Homework:** Verify 4-bit adder/subtractor circuit for signed numbers on FPGA using VIO

Verilog Revision

Lab

Proposed Approach

Open the Vivado

- Select Create Project and click on Next



Open the Vivado

- Select appropriate project folder.
- Avoid windows folder and space in address



Add Files Manually



Add Files Manually



Add Files Manually



Add Files Manually

Add Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.

	Index	Name	Library	HDL Source For	Location
●	1	full_adder_1bit.v	xil_defaultlib	Synthesis & Simulation	D:/ELD2023/Lab1_FA/Lab1_FA.srcs/sources_1/new
●	2	top_adder.v	xil_defaultlib	Synthesis & Simulation	D:/ELD2023/Lab1_FA/Lab1_FA.srcs/sources_1/new

Select Zedboard

Default Part

Choose a default Xilinx part or board for your project.

Parts | **Boards**

Reset All Filters

Update Board Repositories

Vendor: All

Name: All

Board Rev: Latest

Search: zed (2 matches)

Display Name	Preview	Vendor	File Version	Part
Zedboard		digilentinc.com	1.0	xc7z020clg484-1
ZedBoard Zynq Evaluation and Development Kit Add Daughter Card Connections		em.avnet.com	1.4	xc7z020clg484-1

4-bit FA




```
module top_adder(
    input [3:0] InA,
    input [3:0] InB,
    output [4:0] OutSum
    );
    
    wire carry1, carry2, carry3;
    
    full_adder_1bit in0(.FA1_InA(InA[0]), .FA1_InB(InB[0]), .FA1_InC(1'b0), .FA1_OutSum(OutSum[0]), .FA1_OutC(carry1));
    full_adder_1bit in1(.FA1_InA(InA[1]), .FA1_InB(InB[1]), .FA1_InC(carry1), .FA1_OutSum(OutSum[1]), .FA1_OutC(carry2));
    full_adder_1bit in2(.FA1_InA(InA[2]), .FA1_InB(InB[2]), .FA1_InC(carry2), .FA1_OutSum(OutSum[2]), .FA1_OutC(carry3));
    full_adder_1bit in3(.FA1_InA(InA[3]), .FA1_InB(InB[3]), .FA1_InC(carry3), .FA1_OutSum(OutSum[3]), .FA1_OutC(OutSum[4]));

endmodule
```

4-bit FA



PROJECT MANAGER - Lab1_FA

Sources

Design Sources (1)

top_adder (top_adder.v) (4)

- in0 : full_adder_1bit (full_adder_1bit.v)
- in1 : full_adder_1bit (full_adder_1bit.v)
- in2 : full_adder_1bit (full_adder_1bit.v)
- in3 : full_adder_1bit (full_adder_1bit.v)

Hierarchy Libraries Compile Order

Select VIO

- Settings
- Add Sources
- Language Templates
- IP Catalog



Select VIO


Customize IP
VIO (Virtual Input/Output) (3.0)
Documentation
IP Location
Switch to Defaults
Show disabled ports
Component Name
vio_FA
To configure more than 64 probe ports use Vivado Tcl Console
General Options
PROBE_IN Ports(0..0)
PROBE_OUT Ports(0..1)
Input Probe Count
1
[0 - 256]
Output Probe Count
2
[0 - 256]
Enable Input Probe Activity Detectors
clk
probe_in0[0:0]
probe_out0[0:0]
probe_out1[0:0]

Select VIO


General Options
PROBE_IN Ports(0..0)
PROBE_OUT Ports(0..1)
Probe Port
Probe Width [1 - 256]
PROBE_IN0
5


Component Name
vio_FA
To configure more than 64 probe ports use Vivado Tcl Console
General Options
PROBE_IN Ports(0..0)
PROBE_OUT Ports(0..1)
Probe Port
Probe Width [1 - 256]
Initial Value (in hex)
PROBE_OUT0
4
0x0
PROBE_OUT1
4
0x0

Proposed Approach

Add New File: top_adderHW

- Only Clock as interface

```
module top_adderHW(
    input Clock
    );
endmodule
```



- Instantiate top_adder

```
module top_adderHW(
    input Clock
    );
    wire [3:0] InA, InB;
    wire [4:0] OutSum;

    top_adder ta(.InA(InA), .InB(InB),.OutSum(OutSum));

endmodule
```

How to add VIO?




```
57 vio_FA your_instance_name (
58   .clk(clk),                // input wire
59   .probe_in0(probe_in0),    // input
60   .probe_out0(probe_out0),  // out
61   .probe_out1(probe_out1)   // outp
62 );
```

Final Code

```
module top_adderHW(
    input Clock
    );
    wire [3:0] InA, InB;
    wire [4:0] OutSum;

   vio_FA v1 (
  .clk(Clock),                    // input wire clk
  .probe_in0(OutSum),    // input wire [4 : 0] probe_in0
  .probe_out0(InA),  // output wire [3 : 0] probe_out0
  .probe_out1(InB)  // output wire [3 : 0] probe_out1
);

    top_adder ta(.InA(InA), .InB(InB),.OutSum(OutSum));

endmodule
```

How to input Clock?



XDC File

- Zedboard

```
79 # ----------------------------------------------------------------------------
80 # Clock Source - Bank 13
81 # ----------------------------------------------------------------------------
82 set_property PACKAGE_PIN Y9 [get_ports {Clock}];  # "GCLK"
83
```

- Zybo

```
 7 ##Clock signal
 8 set_property -dict { PACKAGE_PIN K17   IOSTANDARD LVCMOS33 } [get_ports { Clock }];
 9 create_clock -add -name sys_clk_pin -period 8.00 -waveform {0 4} [get_ports { Clock }];
10
```

Generate Bitstream

- Open hardware manager





IP Address and Port from CloudLab

Your Pending Slots

Day	Time Slot	Board Name.	Status	Delete
Monday	20:45-21:00	Zybo :1		

Your session will end in 13 : 54

Board Access Credentials

Username: Sumit Darak

Board Name: Zybo :1

IP Address: 192.168.226.142

Port: 65047

Connect to Hardware

- Click on Open target (after booking slot on CloudLab website)



Hardware Connection Successful

Select Hardware Target

Select a hardware target from the list of available targets, then set the appropriate JTAG clock (TCK) frequency. If you do not see the expected devices, decrease the frequency or select a different target.

Hardware Targets

Type	Name	JTAG Clock Frequency
xilinx_tcf	Digilent/210351A77B93A	15000000

HARDWARE MANAGER - 192.168.226.142/xilinx_tcf/Digilent/2103

There are no debug cores. Program device Refresh device

Hardware

Program FPGA



VIO Probes

- Add all signals
- Set inputs and observe output





Homework

Adders



- For adder/subtractor with signed number inputs, add three independent output flags 1) First output flag goes high when overflow occurs, 2) Second output flag goes high when sum is negative, and 3) Third output flag goes high when sum is zero

Overflow



$$\begin{array}{rr} (+7) & 0\,1\,1\,1 \\ +\ (-2) & +\ 1\,1\,1\,0 \\ \hline (+5) & 1\,0\,1\,0\,1 \end{array}$$

$c_4 = 1$
$c_3 = 1$

$$\begin{array}{rr} (-7) & 1\,0\,0\,1 \\ +\ (+2) & +\ 0\,0\,1\,0 \\ \hline (-5) & 1\,0\,1\,1 \end{array}$$

$c_4 = 0$
$c_3 = 0$

$$\begin{array}{rr} (-7) & 1\,0\,0\,1 \\ +\ (-2) & +\ 1\,1\,1\,0 \\ \hline (-9) & 1\,0\,1\,1\,1 \end{array}$$

$c_4 = 1$
$c_3 = 0$

$$\begin{array}{rr} (+7) & 0\,1\,1\,1 \\ +\ (+2) & +\ 0\,0\,1\,0 \\ \hline (+9) & 1\,0\,0\,1 \end{array}$$

$c_4 = 0$
$c_3 = 1$

Overflow



Performance

- The longest propagation delay time in an adder is the time it takes the carry to propagate through the full adders.
- Inputs *A*3 and*B*3 are available as soon as input signals are applied to the adder. However, input carry *C*3 does not settle to its final value until *C*2 is available from the previous stage. Similarly, *C*2 has to wait for *C*1 and so on down to *C*0.





Self Study

Multiplication

			m_3	m_2	m_1	m_0		
		$\times$	q_3	q_2	q_1	q_0		
Partial product 0			m_3q_0	m_2q_0	m_1q_0	m_0q_0		
	+	m_3q_1	m_2q_1	m_1q_1	m_0q_1			
Partial product 1	$PP1_5$	$PP1_4$	$PP1_3$	$PP1_2$	$PP1_1$			
	+	m_3q_2	m_2q_2	m_1q_2	m_0q_2			
Partial product 2	$PP2_6$	$PP2_5$	$PP2_4$	$PP2_3$	$PP2_2$			
	+	m_3q_3	m_2q_3	m_1q_3	m_0q_3			
Product P	p_7	p_6	p_5	p_4	p_3	p_2	p_1	p_0