

# ELD Lab 9


## FFT Using FPGA and ARM Processor

# Objective

- Implement 8-point FFT on FPGA and ARM Cortex A9 processor of Zynq SoC and compare their execution time.
- **Homework 1:** Implement 16-point FFT on FPGA and ARM Cortex A9 processor of Zynq SoC and compare their execution time.

# Theory & Lab

# Zynq Architecture: PS and PL



# Enable ACP and GP Ports

- Enable ACP and GP ports along with UART
- Keep FCLK\_CLK0 and FCLK\_RESET0\_N



Re-customize IP

### ZYNQ7 Processing System (5.5)

[Documentation](#) [Presets](#) [IP Location](#) [Import XPS Settings](#)

[Summary Report](#)

**Page Navigator**

- Zynq Block Design
- PS-PL Configuration**
- Peripheral I/O Pins
- MIO Configuration
- Clock Configuration
- DDR Configuration
- SMC Timing Calculation
- Interrupts



#### PS-PL Configuration

Search:

Name	Select	Description
> General		
> AXI Non Secure Enablement	0	Enable AXI Non Secure Transaction
> GP Slave AXI Interface		
> HP Slave AXI Interface		
> ACP Slave AXI Interface		
S AXI ACP interface	<input checked="" type="checkbox"/>	Enables AXI coherent 64-bit slave interface
Tie off AxUSER	<input checked="" type="checkbox"/>	Tie off AxUSER signals to high, enabling coherency when allowed by AxI
> DMA Controller		
> PS-PL Cross Trigger interface	<input type="checkbox"/>	Enables PL cross trigger signals to PS and vice-versa


# Add FFT and DMA

- FFT for 8-point FT with floating inputs/outputs with natural order and reset.
- Add DMA



# DMA

- DMA acts as interface between processor and FFT IP in FPGA
- Since FFT IP in FPGA has AXI Stream Interface, it can not write/read the data from memory directly
- DMA is configured by processor using AXI GP interface
- DMA read/writes the data from DDR using AXI Memory Mapped interface.
- DDR communicates this data with FFT using AXI stream interface.
- DMA converts AXI Memory Mapped to AXI Stream and vice-versa.



Run Connection Automation

Automatically make connections in your design by checking the boxes of the interfaces to connect. Select an interface on the left to display its configuration options on the right.

Search: [ ] | [ ] | [ ]

▼ ☒ All Automation (2 out of 2 selected)

- ▼ ☒ axi\_dma\_0
  - ☒ S\_AXI\_LITE
- ▼ ☒ processing\_system7\_0
  - ☒ S\_AXI\_ACP

**Description**

Connect Slave interface (/processing\_system7\_0/S\_AXI\_ACP) to a selected Master address space.

**Options**

Master	<input type="text" value="/axi_dma_0/M_AXI_MM2S"/>
Bridge IP	<input type="text" value="Auto"/>
Clock source for driving Interconnect IP	<input type="text" value="Auto"/>
Clock source for Master interface	<input type="text" value="Auto"/>
Clock source for Slave interface	<input type="text" value="Auto"/>

OK Cancel




Diagram


Address Editor

Designer Assistance available. [Run Connection Automation](#)

Regenerate Layout



# Regenerate Layout





✦ Designer Assistance available. [Run Connection Automation](#)

### Run Connection Automation



Automatically make connections in your design by checking the boxes of the interfaces to connect. Select an interface on the left to display its configuration options on the right.



✓ All Automation (1 out of 1 selected)

✓ axi\_dma\_0

✓ M\_AXI\_S2MM

#### Description

Connect Master interface (/axi\_dma\_0/M\_AXI\_S2MM) to a selected Slave interface. To connect a Master interface to an unconnected Slave interface, please use connection automation starting from the Slave Interface.

#### Options

Slave	/processing_system7_0/S_AXI_ACP
Bridge IP	/axi_smc
Clock source for driving Interconnect IP	/processing_system7_0/FCLK_CLK0 (100 MHz)
Clock source for Master interface	Auto
Clock source for Slave interface	/processing_system7_0/FCLK_CLK0 (100 MHz)




OK

Cancel


# DMA <-> DDR

- DMA is connected to DDR via AXI ACP port.
- M\_AXI\_MM2S reads the data from memory, and forwards it to FFT over M\_AXIS\_MM2S stream interface
- M\_AXI\_MM2S writes the data to memory, obtained from FFT output over S\_AXIS\_MM2S stream interface




# AXI DMA <-> FFT

- AXI DMA M\_AXIS\_MM2S is connected to S\_AXIS\_Data of FFT. This means stream output of the data read by DMA is passed to stream input of FFT for processing.
- AXI DMA S\_AXIS\_S2MM is connected to M\_AXIS\_Data of FFT. This means data processed by FFT is passed to DMA to write back to memory.




# FFT Clock and Reset Signals

- Connect clock and reset inputs of FFT to rest of the clock and reset signals.




# FFT Configuration

- Similar to testbench, we are directly connecting config\_data and config\_valid to 1 using Constant IP.
- Since config is AXI Stream interface, you can not use GP port




# Block Diagram

- Validate the design
- Create HLD Wrapper
- Generate output products
- Generate Bitstream
- Export with Bitstream
- Launch SDK



Cell	Slave Interface	Base Name	Offset Address	Range	High Address
processing_system7_0					
Data (32 address bits : 0x40000000 [ 1G ])					
axi_dma_0	S_AXI_LITE	Reg	0x4040_0000	64K	0x4040_FFFF
axi_dma_0					
Data_MM2S (32 address bits : 4G)					
processing_system7_0	S_AXI_ACP	ACP_DDR_LOWOCM	0x0000_0000	512M	0x1FFF_FFFF
Excluded Address Segments (2)					
processing_system7_0	S_AXI_ACP	ACP_IOP	0xE000_0000	4M	0xE03F_FFFF
processing_system7_0	S_AXI_ACP	ACP_M_AXI_GP0	0x4000_0000	1G	0x7FFF_FFFF
Data_S2MM (32 address bits : 4G)					
processing_system7_0	S_AXI_ACP	ACP_DDR_LOWOCM	0x0000_0000	512M	0x1FFF_FFFF
Excluded Address Segments (2)					
processing_system7_0	S_AXI_ACP	ACP_IOP	0xE000_0000	4M	0xE03F_FFFF
processing_system7_0	S_AXI_ACP	ACP_M_AXI_GP0	0x4000_0000	1G	0x7FFF_FFFF





# SDK

- Create HelloWorld Project
- Modify to implement 8-point FFT on PS
- Modify to include DMA initialization (Use dma\_init.h) and configuration
- Compare FFT output of PS and PL
- Compare execution time

# PS FFT

```
#include <stdio.h>
#include <complex.h>
#include <stdlib.h>
#include "platform.h"
#include "xil_printf.h"
#include <xtime_l.h>
#include "xparameters.h"
#include "xaxidma.h"
#include "dma_init.h"

#define N 8

const int rev8[N] = {0,4,2,6,1,5,3,7};
const float complex W[N/2] = {1-0*I,0.7071067811865476-0.7071067811865475*I,0.0-1*I,-0.7071067811865476-0.7071067811865475*I};

void bitreverse(float complex dataIn[N], float complex dataOut[N]){
    bit_reversal: for(int i=0;i<N;i++){
        dataOut[i]=dataIn[rev8[i]];
    }
}

void FFT_stages(float complex FFT_input[N],float complex FFT_output[N]){
    float complex temp1[N], temp2[N];
    stage1: for(int i=0;i<N;i=i+2){
        temp1[i] = FFT_input[i]+FFT_input[i+1];
        temp1[i+1] = FFT_input[i]-FFT_input[i+1];
    }
    stage2: for(int i=0;i<N;i=i+4){
        for(int j=0;j<2;++j){
            temp2[i+j] = temp1[i+j]+W[2*j]*temp1[i+j+2];
            temp2[i+2+j] =temp1[i+j]-W[2*j]*temp1[i+j+2];
        }
    }
    stage3: for(int i=0;i<N/2;i=i+1){
        FFT_output[i]=temp2[i]+W[i]*temp2[i+4];
        FFT_output[i+4]=temp2[i]-W[i]*temp2[i+4];
    }
}
```

# Main: FFT in PS

```
int main()
{
    init_platform();
    // Initializing Timer instances for PS and PL
    XTime PL_start_time, PL_end_time;
    XTime PS_start_time, PS_end_time;
    // Initializing software and hardware output buffers
    const float complex FFT_input[N] = {11+23*I, 32+10*I, 91+94*I, 15+69*I, 47+96*I, 44+12*I, 96+17*I, 49+58*I};
    float complex FFT_output_sw[N], FFT_output_hw[N];
    float complex FFT_rev_sw[N];

    //////////// Software 8-point FFT
    XTime_SetTime(0); // Setting Timer to value 0
    XTime_GetTime(&PS_start_time); // Get Start Time
    bitreverse(FFT_input, FFT_rev_sw);
    FFT_stages(FFT_rev_sw, FFT_output_sw);
    XTime_GetTime(&PS_end_time); // Get End Time
```

# Main: FFT in PL via DMA

```
////////// Hardware 8-point FFT
int status;
XAxisDma AxisDMA;
status=DMA_Init(&AxisDMA, XPAR_AXI_DMA_0_DEVICE_ID);
if(status)
    return 1; // DMA Init Failed

XTime_SetTime(0); // Setting Timer to value 0
XTime_GetTime(&PL_start_time); // Get Start Time
// Simple DMA Transfers
status=XAxisDma_SimpleTransfer(&AxisDMA, (UINTPTR)FFT_output_hw, (sizeof(float complex)*N), XAXIDMA_DEVICE_TO_DMA);
status=XAxisDma_SimpleTransfer(&AxisDMA, (UINTPTR)FFT_input, (sizeof(float complex)*N), XAXIDMA_DMA_TO_DEVICE);

// POLLING-Check whether the DMA-to-Device and Device-to-DMA transfers are complete
while(XAxisDma_Busy(&AxisDMA, XAXIDMA_DMA_TO_DEVICE));
/   printf("\n\rDMA-to-Device Transfer Done!");
while(XAxisDma_Busy(&AxisDMA, XAXIDMA_DEVICE_TO_DMA));
//   printf("\n\rDevice-to-DMA Transfer Done!");
XTime_GetTime(&PL_end_time); // Get End Time
```

# Main: Compare PS and PL outputs

```
////////// Verifying Hardware result with Software
for(int i=0;i<N;i++){
    printf("\n\rPS Output- %f+%fI, PL Output- %f+%fI",crealf(FFT_output_sw[i]),cimagf(FFT_output_sw[i]),crealf(FFT_output_hw[i]),cimagf(FFT_output_hw[i]));
    float diff1=abs(crealf(FFT_output_sw[i])-crealf(FFT_output_hw[i]));
    float diff2=abs(cimagf(FFT_output_sw[i])-cimagf(FFT_output_hw[i]));
    if(diff1>=0.0001 && diff2>=0.0001){
        printf("\n\rData Mismatch found at index %d !",i);
        break;
    }
    else
        printf("DMA Transfer Successful!");
}

////////// Software & Hardware Execution Time calculation
printf("\n\r----- Execution Time Comparison -----");
float time=0;
time= (float)1.0 * (PS_end_time-PS_start_time)/(COUNTS_PER_SECOND/1000000);
printf("\n\rExecution time for PS in Micro-seconds: %f",time);
// Hardware Execution Time calculation
time=0;
time= (float)1.0 * (PL_end_time-PL_start_time)/(COUNTS_PER_SECOND/1000000);
printf("\n\rExecution time for PL in Micro-seconds: %f",time);

return 0;
```

# Execution Time Using Timer

Terminal requirements :

(i) Processor's STDOUT is redirected to the ARM DCC/MDM UART

(ii) Processor's STDIN is redirected to the ARM DCC/MDM UART.

Then, text input from this console will be sent to DCC/MDM's UART port.

NOTE: This is a line-buffered console and you have to press "Enter"  
to send a string of characters to DCC/MDM.

PS Output- 385.000000+379.000000I, PL Output- 385.000000+379.000000IDMA Transfer Successful!

PS Output- 62.920311+-44.665474I, PL Output- 62.920311+-44.665474IDMA Transfer Successful!

PS Output- -234.000000+-4.000000I, PL Output- -234.000000+-4.000000IDMA Transfer Successful!

PS Output- -122.192383+-36.280701I, PL Output- -122.192390+-36.280701IDMA Transfer Successful!

PS Output- 105.000000+81.000000I, PL Output- 105.000000+81.000000IDMA Transfer Successful!

PS Output- 19.079691+-91.334526I, PL Output- 19.079689+-91.334526IDMA Transfer Successful!

PS Output- -24.000000+20.000000I, PL Output- -24.000000+20.000000IDMA Transfer Successful!

PS Output- -103.807617+-119.719299I, PL Output- -103.807610+-119.719299IDMA Transfer Successful!

----- Execution Time Comparison -----

Execution time for PS in Micro-seconds: 4.707692

Execution time for PL in Micro-seconds: 4.584615|