
ELD Lab 9 FFT Using FPGA and ARM Processor

Objective

- Implement 8-point FFT on FPGA and ARM Cortex A9 processor of Zynq SoC and compare their execution time.
- Homework 1: Implement 16-point FFT on FPGA and ARM Cortex A9 processor of Zynq SoC and compare their execution time.

Theory & Lab

Zynq Architecture: PS and PL



Enable ACP and GP Ports

processing_system7_0

DDR +


FIXED_IO +

M_AXI_GP0_ACLK ZYNQ FCLK_CLK0

FCLK_RESET0_N


TYNQ7 Processing System


- Enable ACP and GP ports along with UART
- Keep FCLK_CLK0 and FCLK_RESET0_N



Add FFT and DMA


- FFT for 8-point FT with floating inputs/outputs with natural order and reset.
- Add DMA







DMA


- DMA acts as interface between processor and FFT IP in FPGA
- Since FFT IP in FPGA has AXI Stream Interface, it can not write/read the data from memory directly
- DMA is configured by processor using AXI GP interface
- DMA read/writes the data from DDR using AXI Memory Mapped interface.
- DDR communicates this data with FFT using AXI stream interface.
- DMA converts AXI Memory Mapped to AXI Stream and vice-versa.






Regenerate Layout






DMA <-> DDR

- DMA is connected to DDR via AXI ACP port.
- M_AXI_MM2S reads the data from memory, and forwards it to FFT over M_AXIS_MM2S stream interface
- M_AXI_MM2S writes the data to memory, obtained from FFT output over S AXIS MM2S stream interface




AXI DMA <-> FFT

- AXI DMA M_AXIS_MM2S is connected to S_AXIS_Data of FFT. This
 means stream output of the data read by DMA is passed to stream
 input of FFT for processing.
- AXI DMA S_AXIS_S2MM is connected to M_AXIS_Data of FFT. This
 means data processed by FFT is passed to DMA to write back to
 memory.




FFT Clock and Reset Signals

• Connect clock and reset inputs of FFT to rest of the clock and reset signals.




FFT Configuration


- Similar to testbench, we are directly connecting config_data and config_valid to 1 using Constant IP.
- Since config is AXI Stream interface, you can not use GP port



Block Diagram

- Validate the design
- Create HLD Wrapper
- Generate output products
- Generate Bitstream
- Export with Bitstream
- Launch SDK





SDK

- Create HelloWorld Project
- Modify to implement 8-point FFT on PS
- Modify to include DMA initialization (Use dma_init.h) and configuration
- Compare FFT output of PS and PL
- Compare execution time

PS FFT

```
#include <stdio.h>
#include <complex.h>
#include <stdlib.h>
#include "platform.h"
#include "xil printf.h"
#include <xtime 1.h>
#include "xparameters.h"
#include "xaxidma.h"
#include "dma init.h"
#define N 8
const int rev8[N] = {0,4,2,6,1,5,3,7};
const float complex W[N/2] = \{1-0*I, 0.7071067811865476-0.7071067811865475*I, 0.0-1*I, -0.7071067811865476-0.7071067811865475*I\};
void bitreverse(float complex dataIn[N], float complex dataOut[N]){
    bit_reversal: for(int i=0;i<N;i++){</pre>
        dataOut[i]=dataIn[rev8[i]];
void FFT_stages(float complex FFT_input[N],float complex FFT_output[N]){
    float complex temp1[N], temp2[N];
    stage1: for(int i=0;i<N;i=i+2){</pre>
            temp1[i] = FFT_input[i]+FFT_input[i+1];
            temp1[i+1] = FFT input[i]-FFT input[i+1];
    stage2: for(int i=0;i<N;i=i+4){</pre>
                for(int j=0;j<2;++j){
                    temp2[i+j] = temp1[i+j]+W[2*j]*temp1[i+j+2];
                    temp2[i+2+j] =temp1[i+j]-W[2*j]*temp1[i+j+2];
    stage3: for(int i=0;i<N/2;i=i+1){
                FFT_output[i]=temp2[i]+W[i]*temp2[i+4];
                FFT output[i+4]=temp2[i]-W[i]*temp2[i+4];
```

Main: FFT in PS

```
int main()
    init platform();
    // Initializing Timer instances for PS and PL
    XTime PL start time, PL end time;
    XTime PS start time, PS end time;
    // Initializing software and hardware output buffers
    const float complex FFT input[N] = {11+23*I,32+10*I,91+94*I,15+69*I,47+96*I,44+12*I,96+17*I,49+58*I};
    float complex FFT output sw[N], FFT output hw[N];
    float complex FFT rev sw[N];
    ///////// Software 8-point FFT
    XTime SetTime(0); // Setting Timer to value 0
    XTime GetTime(&PS start time);// Get Start Time
    bitreverse(FFT input, FFT rev sw);
    FFT stages(FFT rev sw,FFT output sw);
    XTime GetTime(&PS end time);// Get End Time
```

Main: FFT in PL via DMA

```
//////// Hardware 8-point FFT
int status;
XAxiDma AxiDMA;
status=DMA Init(&AxiDMA, XPAR AXI DMA 0 DEVICE ID);
if(status)
    return 1;// DMA Init Failed
XTime SetTime(0);// Setting Timer to value 0
XTime GetTime(&PL start time);// Get Start Time
// Simple DMA Transfers
status=XAxiDma SimpleTransfer(&AxiDMA,(UINTPTR)FFT output hw,(sizeof(float complex)*N),XAXIDMA DEVICE TO DMA);
status=XAxiDma SimpleTransfer(&AxiDMA,(UINTPTR)FFT input,(sizeof(float complex)*N),XAXIDMA DMA TO DEVICE);
// POLLING-Check whether the DMA-to-Device and Device-to-DMA transfers are complete
while(XAxiDma Busy(&AxiDMA,XAXIDMA DMA TO DEVICE));
  printf("\n\rDMA-to-Device Transfer Done!");
while(XAxiDma Busy(&AxiDMA,XAXIDMA DEVICE TO DMA));
 printf("\n\rDevice-to-DMA Transfer Done!");
XTime GetTime(&PL end time);// Get End Time
```

Main: Compare PS and PL outputs

```
/////// Verifying Hardware result with Software
for(int i=0;i<N;i++){</pre>
   printf("\n\rPS Output- %f+%fI, PL Output- %f+%fI",crealf(FFT output sw[i]),cimagf(FFT output sw[i]),crealf(FFT output hw[i]));
   float diff1=abs(crealf(FFT_output_sw[i])-crealf(FFT_output_hw[i]));
   float diff2=abs(cimagf(FFT output sw[i])-cimagf(FFT output hw[i]));
   if(diff1>=0.0001 && diff2>=0.0001){
       printf("\n\rData Mismatch found at index %d !",i);
       break;
   else
       printf("DMA Transfer Successful!");
/////// Software & Hardware Exceution Time calculation
printf("\n\r-----");
float time=0:
time= (float)1.0 * (PS end time-PS start time)/(COUNTS PER SECOND/1000000);
printf("\n\rExecution time for PS in Micro-seconds: %f",time);
// Hardware Exceution Time calculation
time=0;
time= (float)1.0 * (PL end time-PL start time)/(COUNTS PER SECOND/1000000);
printf("\n\rExecution time for PL in Micro-seconds: %f".time);
return 0;
```

Execution Time Using Timer

```
Terminal requirements :
 (i) Processor's STDOUT is redirected to the ARM DCC/MDM UART
  (ii) Processor's STDIN is redirected to the ARM DCC/MDM UART.
       Then, text input from this console will be sent to DCC/MDM's UART port.
  NOTE: This is a line-buffered console and you have to press "Enter"
        to send a string of characters to DCC/MDM.
PS Output- 385.000000+379.0000001, PL Output- 385.000000+379.000000IDMA Transfer Successful!
PS Output- 62.920311+-44.665474I, PL Output- 62.920311+-44.665474IDMA Transfer Successful!
PS Output- -234.000000+-4.000000I, PL Output- -234.000000+-4.000000IDMA Transfer Successful!
PS Output- -122.192383+-36.280701I, PL Output- -122.192390+-36.280701IDMA Transfer Successful!
PS Output- 105.000000+81.000000I, PL Output- 105.000000+81.000000IDMA Transfer Successful!
PS Output- 19.079691+-91.334526I, PL Output- 19.079689+-91.334526IDMA Transfer Successful!
PS Output- -24.000000+20.000000I, PL Output- -24.000000+20.000000IDMA Transfer Successful!
PS Output- -103.807617+-119.719299I, PL Output- -103.807610+-119.719299IDMA Transfer Successful!
----- Execution Time Comparison -----
Execution time for PS in Micro-seconds: 4.707692
Execution time for PL in Micro-seconds: 4.584615
```