

ELD Lab 1

Design of Full Adder



Objective

- Design and implement a 4-bit adder for unsigned inputs using Full Adder
- Write the suitable testbench and verify the functionality of the full adder.
- **Lab Homework:** Extend the design to 4-bit adder/subtractor circuit for signed numbers

Theory

HA (single bit) and FA (multi-bit)

		Carry	Sum
x	y	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




$$c_{i+1} = \bar{c}_i \cdot x_i \cdot y_i + c_i \cdot \bar{x}_i \cdot y_i + c_i \cdot x_i \cdot \bar{y}_i + c_i \cdot x_i \cdot y_i$$

$$c_{i+1} = x_i \cdot y_i + c_i \cdot (\bar{x}_i \cdot y_i + x_i \cdot \bar{y}_i)$$

$$c_{i+1} = x_i \cdot y_i + c_i \cdot (x_i \oplus y_i)$$





c_i	x_i	y_i	c_{i+1}	s_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



HA (single bit) and FA (multi-bit)


$$s_i = (x_i \oplus y_i \oplus c_i)$$

$$c_{i+1} = x_i \cdot y_i + c_i \cdot (x_i \oplus y_i)$$




This approach minimizes the number of ICs needed to implement the circuit, and it reduces the wiring complexity substantially.

4-bit FA Block diagram




Adders



- For adder with unsigned number inputs, add output flag which goes high when overflow occurs
- When two numbers with n digits each are added and the sum is a number occupying $n + 1$ digits, we say that an overflow occurred.
- Overflow is a problem in digital computers because the number of bits that hold the number is finite and a result that contains $n + 1$ bits cannot be accommodated by an n -bit word.

Adders




- For adder with unsigned number inputs, add output flag which goes high when overflow occurs
- When two unsigned numbers are added, an overflow is detected from the end carry out of the most significant position.

Lab

Open the Vivado

- Select Create Project and click on Next



Open the Vivado

- Select appropriate project folder.
- Avoid windows folder and space in address

Project Name

Enter a name for your project and specify a directory where the project data files will be stored.

Project name:

Project location:

☒ Create project subdirectory

Project will be created at: D:/ELD2023/Lab1 FA

Project Type

Specify the type of project to create.

- ☒ RTL Project
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
- ☒ Do not specify sources at this time

Select Zedboard

Default Part

Choose a default Xilinx part or board for your project.



Parts | **Boards**

[Reset All Filters](#)

Update Board Repositories

Vendor:

All



Name:

All



Board Rev:

Latest



Search:

zed



(2 matches)

Display Name

Preview

Vendor

File Version

Part

Zedboard



digilentinc.com

1.0

xc7z020clg484-1

ZedBoard Zynq Evaluation and Development Kit





em.avnet.com

1.4

xc7z020clg484-1

Add Daughter Card [Connections](#)

Vivado: Project Manager



Design Sources

Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.



Use Add Files, Add Directories or Create File buttons below

Add Files

Add Directories

Create File

Design Sources

Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.

+

-

↑

↓

Create Source File

×

Create a new source file and add it to your project.

File type:

● Verilog


▼

File name:

full_adder_1bit

×

File location:

 <Local to Project>

▼

?

OK

Cancel

Design Sources

PROJECT MANAGER - Lab1_FA

Sources



Design Sources (1)

● **full_adder_1bit** (full_adder_1bit.v)

> Constraints

Simulation Sources (1)

Hierarchy Libraries Compile Order

Define Module

Define a module and specify I/O Ports to add to your source file.
For each port specified:
MSB and LSB values will be ignored unless its Bus column is checked.
Ports with blank names will not be written.

Module Definition

Module name:

I/O Port Definitions

+ - ↑ ↓

Port Name	Direction	Bus	MSB	LSB	
	input	▼	<input type="checkbox"/>	0	0
FA1_InA	input	▼	<input type="checkbox"/>	0	0
FA1_InB	input	▼	<input type="checkbox"/>	0	0
FA1_InC	input	▼	<input type="checkbox"/>	0	0
FA1_OutSum	output	▼	<input type="checkbox"/>	0	0
FA1_OutC	output	▼	<input type="checkbox"/>	0	0

?

OK

Cancel

Design Sources

The screenshot displays the EDA tool interface with the following components:


- Flow Navigator:** Contains sections for PROJECT MANAGER (Settings, Add Sources, Language Templates, IP Catalog), IP INTEGRATOR (Create Block Design, Open Block Design, Generate Block Design), and SIMULATION (Run Simulation).
- PROJECT MANAGER - Lab1_FA:**
 - Sources:** A tree view showing Design Sources (1) with **full_adder_1bit (full_adder_1bit.v)** selected. It also lists Constraints and Simulation Sources (1) with sim_1 (1).
 - Source File Properties:** A panel for the selected file, showing it is **Enabled** and located at **D:/ELD2023/Lab1_FA/Lab1_FA.srscs/source:**.
- Editor:** Displays the Verilog code for **full_adder_1bit.v**. The code defines a module with three inputs (FA1_InA, FA1_InB, FA1_InC) and two outputs (FA1_OutSum, FA1_OutC).

```
22
23 module full_adder_1bit(
24     input FA1_InA,
25     input FA1_InB,
26     input FA1_InC,
27     output FA1_OutSum,
28     output FA1_OutC
29 );
30 endmodule
31
```

Design Sources

```
module full_adder_1bit(  
    input FA1_InA,  
    input FA1_InB,  
    input FA1_InC,  
    output FA1_OutSum,  
    output FA1_OutC  
);  
    assign FA1_OutSum = FA1_InA^FA1_InB^FA1_InC;  
    assign FA1_OutC = ((FA1_InA^FA1_InB)&FA1_InC)|((FA1_InA&FA1_InB);  
endmodule
```

4-bit FA



- Add new source file top_adder.v

4-bit FA

Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.



+

-

↑

↓

Create Source File

×

Create a new source file and add it to your project.

File type:

Verilog

▼

File name:

top_adder.v

×

File location:

<Local to Project>

▼


?

OK


Cancel

☒ Scan and add RTL include files into project

4-bit FA




4-bit FA




```
module top_adder(  
    input [3:0] InA,  
    input [3:0] InB,  
    output [4:0] OutSum  
);  
  
    wire carry1, carry2, carry3;  
  
    full_adder_1bit in0(.FA1_InA(InA[0]), .FA1_InB(InB[0]), .FA1_InC(1'b0), .FA1_OutSum(OutSum[0]), .FA1_OutC(carry1));  
    full_adder_1bit in1(.FA1_InA(InA[1]), .FA1_InB(InB[1]), .FA1_InC(carry1), .FA1_OutSum(OutSum[1]), .FA1_OutC(carry2));  
    full_adder_1bit in2(.FA1_InA(InA[2]), .FA1_InB(InB[2]), .FA1_InC(carry2), .FA1_OutSum(OutSum[2]), .FA1_OutC(carry3));  
    full_adder_1bit in3(.FA1_InA(InA[3]), .FA1_InB(InB[3]), .FA1_InC(carry3), .FA1_OutSum(OutSum[3]), .FA1_OutC(OutSum[4]));  
  
endmodule
```


4-bit FA



PROJECT MANAGER - Lab1_FA



Testbench



Add Sources

This guides you through the process of adding and creating sources for your project

- ☐ Add or create constraints
- ☐ Add or add design sources
- ☒ Add or simulation sources

Testbench

Module Definition

Module name: ac

I/O Port Definition

Port Name	Direction	Width	Initial Value	Final Value
	input		0	0

Create Source File

Create a new source file and add it to your project.

File type: Verilog

File name: adder_tb

Location: <Local to Project>

OK Cancel


Define Module

The module definition has not been changed.
Are you sure you want to use these values?

Yes No

OK Cancel

Testbench




Testbench

```
module adder_tb(  
  
);  
    reg [3:0] InA ,InB;  
    wire [4:0] OutSum;  
  
    top_adder tb0(.InA(InA) , .InB(InB) , .OutSum(OutSum));  
  
    initial begin  
        InA = 4'b0000;    InB = 4'b0000;  
        #5 InA = 4'b0100 ; InB = 4'b0110;  
        #5 InA = 4'b0101 ; InB = 4'b0111;  
        #5 InA = 4'b0111 ; InB = 4'b0111;  
        #5 InA = 4'b1111 ; InB = 4'b0000;  
        #5 InA = 4'b0111 ; InB = 4'b0001;  
    end  
endmodule
```

Testbench

PROJECT MANAGER - Lab1_FA



Testbench

▼ SIMULATION

Run Simulation

> ● tb0 : top_adder (top_adder.v) (4)

> Utility Sources

▼ RTL ANALYSIS

> Open Elaboration

▼ SYNTHESIS

Run Behavioral Simulation

Run Post-Synthesis Functional Simulation

Run Post-Synthesis Timing Simulation

Run Post-Implementation Functional Simulation

Run Post-Implementation Timing Simulation

Order

Reports

Design

SIMULATION - Behavioral Simulation - Functional - sim_1 - adder_tb

Search, zoom, and view icons.

Name

- ▼ adder_tb
 - > tb0
 - glbl

Search, zoom, and view icons.

Name

- > InA[3:0]
- > InB[3:0]
- > OutSum[4:0]

full_adder_1bit.v x top_adder.v x adder_tb.v x Untitled 1 x


Search, zoom, and view icons.

Name	Value
> InA[3:0]	7
> InB[3:0]	1
> OutSum[4:0]	08

0.00000 ms 0.00002 ms 0.00004 ms


0	4	5	7	f	7
0	6	7	0	1	
00	0a	0c	0e	0f	08

Testbench




Name	Value								
> InA[3:0]	7	0	4	5	7	15			7
> InB[3:0]	1	0	6		7	0			1
> OutSum[4:0]	8	0	10	12	14	15			8

Elaborated Design




Elaborated Design



Homework

Adders



- For adder/subtractor with signed number inputs, add three independent output flags 1) First output flag goes high when overflow occurs, 2) Second output flag goes high when sum is negative, and 3) Third output flag goes high when sum is zero


Overflow

$$\begin{array}{r}
 (+7) \\
 + (-2) \\
 \hline
 (+5)
 \end{array}
 \quad
 \begin{array}{r}
 0111 \\
 + 1110 \\
 \hline
 10101 \\
 c_4 = 1 \\
 c_3 = 1
 \end{array}$$


$$\begin{array}{r}
 (-7) \\
 + (+2) \\
 \hline
 (-5)
 \end{array}
 \quad
 \begin{array}{r}
 1001 \\
 + 0010 \\
 \hline
 1011 \\
 c_4 = 0 \\
 c_3 = 0
 \end{array}$$

$$\begin{array}{r}
 (-7) \\
 + (-2) \\
 \hline
 (-9)
 \end{array}
 \quad
 \begin{array}{r}
 1001 \\
 + 1110 \\
 \hline
 10111 \\
 c_4 = 1 \\
 c_3 = 0
 \end{array}$$

$$\begin{array}{r}
 (+7) \\
 + (+2) \\
 \hline
 (+9)
 \end{array}
 \quad
 \begin{array}{r}
 0111 \\
 + 0010 \\
 \hline
 1001 \\
 c_4 = 0 \\
 c_3 = 1
 \end{array}$$





Overflow



Performance

- The longest propagation delay time in an adder is the time it takes the carry to propagate through the full adders.
- Inputs A_3 and B_3 are available as soon as input signals are applied to the adder. However, input carry C_3 does not settle to its final value until C_2 is available from the previous stage. Similarly, C_2 has to wait for C_1 and so on down to C_0 .



Self Study

Multiplication

		m_3	m_2	m_1	m_0	
	\times	q_3	q_2	q_1	q_0	
Partial product 0			m_3q_0	m_2q_0	m_1q_0	m_0q_0
	+	m_3q_1	m_2q_1	m_1q_1	m_0q_1	
Partial product 1		$PP1_5$	$PP1_4$	$PP1_3$	$PP1_2$	$PP1_1$
	+	m_3q_2	m_2q_2	m_1q_2	m_0q_2	
Partial product 2		$PP2_6$	$PP2_5$	$PP2_4$	$PP2_3$	$PP2_2$
	+	m_3q_3	m_2q_3	m_1q_3	m_0q_3	
Product P		p_7	p_6	p_5	p_4	p_3
					p_2	p_1
						p_0

