ELD Lab 2 Verification of Full Adder on FPGA

Objective

- Implement a 4-bit adder for unsigned inputs using Full Adder on FPGA
- Verify using virtual input and output (VIO).
- Lab Homework: Verify 4-bit adder/subtractor circuit for signed numbers on FPGA using VIO

Verilog Revision

Lab

Proposed Approach


Open the Vivado

Select Create Project and click on Next



Open the Vivado

- Select appropriate project folder.
- Avoid windows folder and space in address




Project Type


Specify the type of project to create.

<u>RTL Project</u>

You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.

Do not specify sources at this time






Add Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.



+									
	Index	Name	Library	HDL Source For		Location			
•	1	full_adder_1bit.v	xil_defaultlib	Synthesis & Simulation	*	D:/ELD2023/Lab1_FA/Lab1_FA.srcs/sources_1/new			
•	2	top_adder.v	xil_defaultlib	Synthesis & Simulation	*	D:/ELD2023/Lab1_FA/Lab1_FA.srcs/sources_1/new			

Select Zedboard



4-bit FA

```
module top_adder(
····input·[3:0]·lnA,
····input·[3:0]·lnB,
  output [4:0] OutSum
  wire carry1, carry2, carry3;
```


```
C_1
                                                                 C_3
                                                                                    C_2
                                                                                             FA
                                                       FA
                                                                          FA
                                                                                                                FA
····full_adder_1bit·in0(.FA1_InA(InA[0])·,·.FA1_InB(InB[0])·,·.FA1_InC(1'b0)·,·.FA1_OutSum(OutSum[0])·,·.FA1_OutC(carry1));
```

····full_adder_1bit in1(.FA1_InA(InA[1]) , .FA1_InB(InB[1]) , .FA1_InC(carry1) , .FA1_OutSum(OutSum[1]) , .FA1_OutC(carry2));


····full_adder_1bit in2(.FA1_InA(InA[2]) , .FA1_InB(InB[2]) , .FA1_InC(carry2) , .FA1_OutSum(OutSum[2]) , .FA1_OutC(carry3));

····full_adder_1bit in3(.FA1_InA(InA[3]) , .FA1_InB(InB[3]) , .FA1_InC(carry3) , .FA1_OutSum(OutSum[3]) , .FA1_OutC(OutSum[4]));

4-bit FA



PROJECT MANAGER - Lab1_FA




Select VIO

Settings


Add Sources

Language Templates







Select VIO



Select VIO





Proposed Approach

Add New File: top adder HW

Only Clock as interface

```
module top_adderHW(
  input Clock
```

endmodule

Instantiate top_adder

```
module top_adderHW(
  input Clock
  wire [3:0] InA, InB;
  wire [4:0] OutSum;
  top_adder ta(.InA(InA), .InB(InB),.OutSum(OutSum));
```

endmodule

How to add VIO?

```
Sources

√ 


□ vio FA (19)

✓ □ Instantiation Template (2)
              vio_FA.vho
              io FA.veo
        > Synthesis (8)
             Simulation (3)
        > Change Log (1)
          vio FA.dcp
             IP Sources
 Hierarchy
                           Libraries
```

Final Code

```
module top_adderHW(
  input Clock
  wire [3:0] InA, InB;
  wire [4:0] OutSum;
 vio_FA v1 (
 .clk(Clock), // input wire clk
 .probe_in0(OutSum), // input wire [4:0] probe_in0
 .probe_out0(InA), // output wire [3 : 0] probe_out0
 .probe_out1(InB) // output wire [3:0] probe_out1
  top_adder ta(.InA(InA), .InB(InB),.OutSum(OutSum));
endmodule
```

How to input Clock?






Add Sources

This guides you through the process of adding and creating sources for your project

- Add or create constraints
- <u>Add</u> or create design sources
- Add or create <u>simulation</u> sources



XDC File


```
    Zedboard

80 # Clock Source - Bank 13
82 set_property PACKAGE_PIN Y9 [get_ports {Clock}]; # "GCLK"
     Zybo
 7  ##Clock signal
 8 | set_property -dict { PACKAGE_PIN K17 | IOSTANDARD LVCMOS33 } [get_ports { Clock }];
 9 create_clock -add -name sys_clk_pin -period 8.00 -waveform {0 4} [get_ports { Clock }];
```

Generate Bitstream

Open hardware manager

- PROGRAM AND DEBUG
 - Generate Bitstream
 - > Open Hardware Manager



IP Address and Port from CloudLab

Your Pending Slots

Day	Time Slot	Board Name.	Status	Delete
Monday	20:45-21:00	Zybo :1	○ ≥	×

Your session will end in 13:54

Board Access Credentials

Username: Sumit Darak


Board Name: Zybo :1

IP Address: 192.168.226.142 😩

Port: 65047 🕰

Connect to Hardware

Click on Open target (after booking slot on CloudLab website)




Hardware Connection Successful

Select Hardware Target

Select a hardware target from the list of available targets, then set the appropriate JTAG clock (TCK) frequency. If you do not see the expected devices, decrease the frequency or select a different target.




Hardware <u>Targets</u>





Program FPGA



VIO Probes

Add all signals

top adder.v

Dashboard Options

hw_vio_1

Name

> 1 InA[3:0]

> 1 InB[3:0]

> 1 OutSum[4:0]

Set inputs and observe output

× vio_FA.veo


Value

[H] 5

[H] 0

[H] 05

Acti...



AUU FIUDES

/ vios

V

¥ ♦

Search: Q


Probes for hw_vio_1 (3)

× vio_FA.v

1_1

Homework


Adders




• For adder/subtractor with signed number inputs, add three independent output flags 1) First output flag goes high when overflow occurs, 2) Second output flag goes high when sum is negative, and 3) Third output flag goes high when sum is zero


Overflow

$$\begin{array}{r}
(+7) & 0111 \\
+ (-2) & + 1110 \\
\hline
(+5) & 10101 \\
c_4 = 1 \\
c_3 = 1
\end{array}$$







Overflow



Performance

- The longest propagation delay time in an adder is the time it takes the carry to propagate through the full adders.
- Inputs A3 and B3 are available as soon as input signals are applied to the adder. However, input carry C3 does not settle to its final value until C2 is available from the previous stage. Similarly, C2 has to wait for C1 and so on down to C0.





Self Study

Multiplication

