




| Title               |        |           |
|---------------------|--------|-----------|
| Size                | Number | Revision  |
| A                   |        |           |
| Date: 9/13/2023     |        | Sheet of  |
| File: master.SchDoc |        | Drawn By: |


## Bypass




## Cell Interface Chip




|                                   |                   |                           |
|-----------------------------------|-------------------|---------------------------|
| Title<br>BPS Row Module Prototype |                   |                           |
| Size<br>A                         | Number            | Revision<br>0             |
| Date:                             | 9/13/2023         | Sheet of                  |
| File:                             | controller.SchDoc | Drawn By: Marek Jablonski |






|       |                         |           |
|-------|-------------------------|-----------|
| Title |                         |           |
| Size  | Number                  | Revision  |
| A     |                         |           |
| Date: | 9/13/2023               | Sheet of  |
| File: | power_regulation.SchDoc | Drawn By: |



| Title |                |           |
|-------|----------------|-----------|
| Size  | Number         | Revision  |
| A     |                |           |
| Date: | 9/13/2023      | Sheet of  |
| File: | compute.SchDoc | Drawn By: |



|       |                             |           |
|-------|-----------------------------|-----------|
| Title |                             |           |
| Size  | Number                      | Revision  |
| A     |                             |           |
| Date: | 9/13/2023                   | Sheet of  |
| File: | thermistor_interface.SchDoc | Drawn By: |