SN54HC76, SN74HC76 DUAL J-K FLIP-FLOPS WITH CLEAR AND PRESET

D2684, DECEMBER 1982-REVISED SEPTEMBER 1987

- Package Options Include Plastic "Small Outline" Packages, Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset or Clear input sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can also perform as toggle flip-flops by tying J and K high.

FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS					
PRE	CLR	CLK	J	K	Q	ā
L	Н	×	Х	Х	Н	L.
н	L	X	Х	Χİ	L	н
L	L	X	X	Х	Н‡	н‡
н	н	1	L	L	a_0	$\overline{\alpha}_0$
н	н	1	Н	L	Н	L
н	н	1	L	н	L	н
Н	н	1	Н	н	TOGGLE	
н	н	н	X	х	Q_0	\bar{a}_0


[‡]This configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high) level.

SN54HC76 . . . J PACKAGE SN74HC76 . . . D OR N PACKAGE (TOP VIEW)



For functionally and electrically identical parts in chip carrier packages, see SN54HC112.

logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

PRODUCTION DATA documents contain information

logic diagram, each flip-flop (positive logic)



absolute maximum ratings over operating free-air temperature range†

Supply voltage, VCC0.5 \	/ to 7 V
Input clamp current, IjK (VI < 0 or VI > VCC) ±	± 20 mA
Output clamp current, IOK (VO < 0 or VO > VCC	± 20 mA
Continuous output current, IQ (VQ = 0 to VCC)	± 25 mA
Continuous current through VCC or GND pins	± 50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: J package	300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: D or N package	260°C
Storage temperature range65°C to	150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

recommended operating conditions

			s	N54HC	76	SN74HC76		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
νін	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		V _{CC} = 6 V	4.2			4.2	_		
		V _{CC} = 2 V	0		0.3	0		0.3	
VIL	Low-level input voltage	V _{CC} = 4.5 V	0		0.9	0		0.9	V
		V _{CC} = 6 V	0		1.2	0		1.2	
٧ı	Input voltage		0		Vcc	0		Vcc	V
٧o	Output voltage		0		Vcc	0		Vcc	V
		V _{CC} = 2 V	0		1000	0		1000	
tt	Input transition (rise and fall) times	V _{CC} = 4.5 V	0		500	0		500	ns
		V _{CC} = 6 V	0		400	0		400	
TΑ	Operating free-air temperature		- 55		125	- 40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	vcc	TA = 25°C			SN54HC76		SN74HC76		UNIT
PARAMEIER			MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	1.998		1.9		1.9		
1	$V_I = V_{IH}$ or V_{IL} , $t_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
∨он		6 V	5.9	5.999		5.9		5.9		V
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -4$ mA	4.5 V	3.98	4.30		3.7		3.84		
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -5.2$ mA	6 V	5.48	5.80		5.2		5.34		
		2 V		0.002	0.1		0.1		0.1	
	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 20 \mu A$	4.5 V	ľ	0.001	0.1		0.1	Ì	0.1	
VOL		6 V		0.001	0.1		0.1		0.1	V
	V _I = V _{IH} or V _{IL} , I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
	VI = VIH or VIL, IOL = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
11	VI = VCC or 0	6 V		± 0.1	± 100		± 1000	t	1000	nΑ
^I cc	$V_I = V_{CC}$ or 0, $I_O = 0$	6 V			4		80		40	μΑ
Ci		2 to 6 V		3	10		10		10	рF

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

				T _A = 25°C		SN54	HC76	SN74	HC76	UNIT
			vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNII
			2 V	0	6	0	4.2	0	5	
fclock Clock frequency			4.5 V	0	31	0	21	0	25	MHz
			6 V	0	36	0	25	0	29	
			2 V	100		150		125		
t _w Pulse duration	PRE or CLR low	4.5 V	20		30		25			
			6 V	17		25		21		
	Pulse duration		2 V	80		120		100		ns
	CLK high or low	4.5 V	16		24		20		1	
		1	6 V	14		20		17		
			2 V	150		225		190		
		Data	4.5 V	30		45		38		
	Catum time before CLVI		6 V	25		38		32		ns
t _{SU} Setup time before CLK1	Setub time perore CEK1	PRE or CLR	2 V	100		150		125		115
		inactive	4.5 V	20		30		25		ļ
		mactive	6 V	17		25		21		
th Hold time, after CLKI			2 V	0		0		0		
	Hold time, after CLKI		4.5 V	0		0		0		ns
			6 V	0		0		_ 0		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50$ pF (see Note 1)

PARAMETER	FROM	TO (OUTPUT)		TA = 25°C			SN54HC76		SN74HC76		
	(INPUT)		vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	6	9		4.2		5		
fmax		1	4.5 V	31	41		21		25		MHz
İ			6 V	36	50		25		29		
			2 V	T -	65	155		250		190	
tpd	PRE or CLR	Q or $\overline{\Omega}$	4.5 V	1	16	31		47	1	39	ns
,			6 V		15	26		40	l	33	
			2 V		70	145		220		180	
tpd	CLK	Q or Q	4.5 V		19	29		44		36	ns
, i			6 V	1	16	25	ľ	37		31	
tţ			2 V		38	75		110		95	
		Ω or $\overline{\Omega}$	4.5 V		8	15		22		19	ns
			6 V	1	6	13		19		16	

Cpd	Power dissipation capacitance per flip-flop	No load, TA = 25°C	36 pF typ

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.