

Procesador

SAMUEL DAVID TÓRTOLA BARDALES - 22094

ALAN SAMUEL GOMEZ PAZ - 22115

TOR22094@UVG.EDU.GT

Gom22115@UVG.EDU.GT

```
==== Ciclo 0 === Tiempo 10 ===
PC = 0 | Instruccion = 0010100000000010000000000001111
Senales de Control:
RegWrite = 1 | ALUSrc = 1 | RegDst = 0 | Opcode = 001010
Operacion:
write_reg = 1 | ALU_Result = 15 | write_data = 15
-----

==== Ciclo 1 === Tiempo 20 ===
PC = 4 | Instruccion = 00101000000000100000000000010100
Senales de Control:
RegWrite = 1 | ALUSrc = 1 | RegDst = 0 | Opcode = 001010
Operacion:
write_reg = 2 | ALU_Result = 20 | write_data = 20
-----

==== Ciclo 2 === Tiempo 30 ===
PC = 8 | Instruccion = 001010000000001100000000000110010
Senales de Control:
RegWrite = 1 | ALUSrc = 1 | RegDst = 0 | Opcode = 001010
Operacion:
write_reg = 3 | ALU_Result = 50 | write_data = 50
-----

==== Ciclo 3 === Tiempo 40 ===
PC = 12 | Instruccion = 0010100000000100000000000000101
Senales de Control:
RegWrite = 1 | ALUSrc = 1 | RegDst = 0 | Opcode = 001010
Operacion:
write_reg = 4 | ALU_Result = 5 | write_data = 5
-----

==== Ciclo 4 === Tiempo 50 ===
PC = 16 | Instruccion = 001010000000101000000000000010
Senales de Control:
RegWrite = 1 | ALUSrc = 1 | RegDst = 0 | Opcode = 001010
Operacion:
write_reg = 5 | ALU_Result = 2 | write_data = 2
-----
```

```
==== Ciclo 5 === Tiempo 60 ===
PC = 20 | Instruccion = 0000000001000100011000000100000
Senales de Control:
RegWrite = 1 | ALUSrc = 0 | RegDst = 1 | Opcode = 000000
Operacion:
write_reg = 6 | ALU_Result = 35 | write_data = 35
-----

==== Ciclo 6 === Tiempo 70 ===
PC = 24 | Instruccion = 00000000011000010011100000100010
Senales de Control:
RegWrite = 1 | ALUSrc = 0 | RegDst = 1 | Opcode = 000000
Operacion:
write_reg = 7 | ALU_Result = 35 | write_data = 35
-----

==== Ciclo 7 === Tiempo 80 ===
PC = 28 | Instruccion = 00000000010000110100000000011000
Senales de Control:
RegWrite = 1 | ALUSrc = 0 | RegDst = 1 | Opcode = 000000
Operacion:
write_reg = 8 | ALU_Result = 1000 | write_data = 1000
-----

==== Ciclo 8 === Tiempo 90 ===
PC = 32 | Instruccion = 000000000110001001001000000011010
Senales de Control:
RegWrite = 1 | ALUSrc = 0 | RegDst = 1 | Opcode = 000000
Operacion:
write_reg = 9 | ALU_Result = 2 | write_data = 2
-----

==== Ciclo 9 === Tiempo 100 ===
PC = 36 | Instruccion = 00100000010000100000000000001010
Senales de Control:
RegWrite = 1 | ALUSrc = 1 | RegDst = 0 | Opcode = 001000
Operacion:
write_reg = 1 | ALU_Result = 25 | write_data = 25
```

```
    === Ciclo 10 === Tiempo 110 ===
PC = 40 | Instruccion = 001001000100001000000000000000100
Senales de Control:
RegWrite = 1 | ALUSrc = 1 | RegDst = 0 | Opcode = 001001
Operacion:
write_reg = 2 | ALU_Result = 16 | write_data = 16
-----

    === Ciclo 11 === Tiempo 120 ===
PC = 44 | Instruccion = 00000000110001000101000000100000
Senales de Control:
RegWrite = 1 | ALUSrc = 0 | RegDst = 1 | Opcode = 000000
Operacion:
write_reg = 10 | ALU_Result = 40 | write_data = 40
-----

    === Ciclo 12 === Tiempo 130 ===
PC = 48 | Instruccion = 00000000110001010101011000000011000
Senales de Control:
RegWrite = 1 | ALUSrc = 0 | RegDst = 1 | Opcode = 000000
Operacion:
write_reg = 11 | ALU_Result = 70 | write_data = 70
-----

    === Ciclo 13 === Tiempo 140 ===
PC = 52 | Instruccion = 00000001010001010110000000011010
Senales de Control:
RegWrite = 1 | ALUSrc = 0 | RegDst = 1 | Opcode = 000000
Operacion:
write_reg = 12 | ALU_Result = 20 | write_data = 20
-----

    === Ciclo 14 === Tiempo 150 ===
PC = 56 | Instruccion = 00100000100001000000000000000010100
Senales de Control:
RegWrite = 1 | ALUSrc = 1 | RegDst = 0 | Opcode = 001000
Operacion:
write_reg = 4 | ALU_Result = 25 | write_data = 25
-----

    === Ciclo 15 === Tiempo 160 ===
PC = 60 | Instruccion = 000000001000001101101000000100010
Senales de Control:
RegWrite = 1 | ALUSrc = 0 | RegDst = 1 | Opcode = 000000
Operacion:
write_reg = 13 | ALU_Result = -25 | write_data = -25
```

```
==== Ciclo 16 === Tiempo 170 ===
PC = 64 | Instrucion = 0010100000011100000000001100100
Senales de Control:
RegWrite = 1 | ALUSrc = 1 | RegDst = 0 | Opcode = 001010
Operacion:
write_reg = 14 | ALU_Result = 100 | write_data = 100
-----
==== Ciclo 17 === Tiempo 180 ===
PC = 68 | Instrucion = 00000001110000010111100000100000
Senales de Control:
RegWrite = 1 | ALUSrc = 0 | RegDst = 1 | Opcode = 000000
Operacion:
write_reg = 15 | ALU_Result = 125 | write_data = 125
-----
==== Ciclo 18 === Tiempo 190 ===
PC = 72 | Instrucion = 0010010001100011000000000000101
Senales de Control:
RegWrite = 1 | ALUSrc = 1 | RegDst = 0 | Opcode = 001001
Operacion:
write_reg = 3 | ALU_Result = 45 | write_data = 45
-----
==== Ciclo 19 === Tiempo 200 ===
PC = 76 | Instrucion = 000000011110001010000000000011000
Senales de Control:
RegWrite = 1 | ALUSrc = 0 | RegDst = 1 | Opcode = 000000
Operacion:
write_reg = 16 | ALU_Result = 2000 | write_data = 2000
-----
==== Ciclo 20 === Tiempo 210 ===
PC = 80 | Instrucion = 00100000011000100000000000000001
Senales de Control:
RegWrite = 1 | ALUSrc = 1 | RegDst = 0 | Opcode = 001000
Operacion:
write_reg = 17 | ALU_Result = 26 | write_data = 26
-----
==== Ciclo 21 === Tiempo 220 ===
PC = 84 | Instrucion = 00001000000000000000100000000000
Senales de Control:
RegWrite = 0 | ALUSrc = 0 | RegDst = 0 | Opcode = 000010
Operacion:
write_reg = 0 | ALU_Result = 0 | write_data = 0
```

```
==== Ciclo 22 === Tiempo 230 ===
PC = 4096 | Instrucion = 0000100000000000000000000000000010110
Senales de Control:
RegWrite = 0 | ALUSrc = 0 | RegDst = 0 | Opcode = 000010
Operacion:
write_reg = 0 | ALU_Result = 0 | write_data = 0
-----

==== Ciclo 23 === Tiempo 240 ===
PC = 88 | Instrucion = 00000010001000101001000000100000
Senales de Control:
RegWrite = 1 | ALUSrc = 0 | RegDst = 1 | Opcode = 000000
Operacion:
write_reg = 18 | ALU_Result = 42 | write_data = 42
-----

==== Ciclo 24 === Tiempo 250 ===
PC = 92 | Instrucion = 00000010010001011001100000100010
Senales de Control:
RegWrite = 1 | ALUSrc = 0 | RegDst = 1 | Opcode = 000000
Operacion:
write_reg = 19 | ALU_Result = 40 | write_data = 40
-----

==== Ciclo 25 === Tiempo 260 ===
PC = 96 | Instrucion = 00101000000101000000000011111111
Senales de Control:
RegWrite = 1 | ALUSrc = 1 | RegDst = 0 | Opcode = 001010
Operacion:
write_reg = 20 | ALU_Result = 255 | write_data = 255
```

Figura 1. Ciclos, cambios, registros y resultados

```
=====
 Estado Final del Banco de Registros
=====
R[0] ($0) = 0
R[1] ($1) = 25
R[2] ($2) = 16
R[3] ($3) = 45
R[4] ($4) = 25
R[5] ($5) = 2
R[6] ($6) = 35
R[7] ($7) = 35
R[8] ($8) = 1000
R[9] ($9) = 2
R[10] ($10) = 40
R[11] ($11) = 70
R[12] ($12) = 20
R[13] ($13) = -25
R[14] ($14) = 100
R[15] ($15) = 125
R[16] ($16) = 2000
R[17] ($17) = 26
R[18] ($18) = 42
R[19] ($19) = 40
R[20] ($20) = 255
R[21] ($21) = 0
R[22] ($22) = 0
R[23] ($23) = 0
R[24] ($24) = 0
R[25] ($25) = 0
R[26] ($26) = 0
R[27] ($27) = 0
R[28] ($28) = 0
R[29] ($29) = 0
R[30] ($30) = 0
R[31] ($31) = 0
=====
```

Figura 2. Estado final de registro




Figura 3. Resultados correctos en GTKWAVE