Review Questions

- 1. True or false. There is a single interrupt in the interrupt vector table assigned to both Timer0 and Timer1.
- 2. What address in the interrupt vector table is assigned to Timer0 overflow?
- 3. Which register does TOIE1 belong to? Show how it is enabled.
- 4. Assume that Timer0 is programmed in Normal mode, TCNT0 = 0xF1, and the TOIE0 bit is enabled. Explain how the interrupt for the timer works.
- 5. True or false. The last two instructions of the ISR for Timer0 are:

```
OUT TIFR, 1<<TOV0 ;clear TOV0 flag RETI
```

- 6. Assume that Timer0 is programmed in CTC mode, OCR0 = 0x21, and the compare match interrupt is enabled. Explain how the interrupt for the timer works.
- 7. In the previous problem, assume XTAL = 8 MHz, and the timer is in no prescaler mode. How often is the ISR executed?

SECTION 3: PROGRAMMING EXTERNAL HARDWARE INTERRUPTS

The number of external hardware interrupt interrupts varies in different AVRs. The ATmega32 has three external hardware interrupts: pins PD2 (PORTD.2), PD3 (PORTD.3), and PB2 (PORTB.2), designated as INT0, INT1, and INT2, respectively. Upon activation of these pins, the AVR is interrupted in whatever it is doing and jumps to the vector table to perform the interrupt service routine. In this section we study these three external hardware interrupts of the AVR with some examples in Assembly language.

External interrupts INT0, INT1, and INT2

There are three external hardware interrupts in the ATmega32: INT0, INT1, and INT2. They are located on pins PD2, PD3, and PB2, respectively. As we saw in Table 1, the interrupt vector table locations \$2, \$4, and \$6 are set aside for INT0, INT1, and INT2, respectively. The hardware interrupts must be enabled before they can take effect. This is done using the INTx bit located in the GICR register. See Figure 6. For example, the following instructions enable INT0:

```
LDI R20,0x40
OUT GICR,R20
```

The INTO is a low-level-triggered interrupt by default, which means, when a low signal is applied to pin PD2 (PORTD.2), the controller will be interrupted and jump to location \$0002 in the vector table to service the ISR.

Study Example 5 to gain insight into external hardware interrupts. In this program, the microcontroller is looping continuously in the HERE loop. Whenever the switch on INT0 (pin PD2) is activated, the microcontroller gets out of the loop and jumps to vector location \$0002. The ISR for INT0 toggles the PC0. If, by the time it executes the RETI instruction, the INT0 pin is still low, the microcontroller initiates the interrupt again. Therefore, if we want the ISR to be executed once, the

INTO pin must be brought back to high before RETI is executed, or we should make the interrupt edge-triggered, as discussed next.




Figure 6. GICR (General Interrupt Control Register) Register

Example 5

Assume that the INTO pin is connected to a switch that is normally high. Write a program that toggles PORTC.3 whenever the INTO pin goes low.

```
.INCLUDE "M32DEF.INC"
.ORG 0
                         ;location for reset
      JMP
            MAIN
.ORG 0x02
                         ; vector location for external interrupt 0
      JMP
           EX0_ISR
MAIN: LDI
            R20, HIGH (RAMEND)
      OUT
            SPH,R20
      LDI
            R20, LOW (RAMEND)
            SPL,R20
      OUT
                                      ; initialize stack
      SBI
            DDRC, 3
                                      ; PORTC.3 = output
            PORTD, 2
      SBI
                                      ;pull-up activated
      LDI
            R20,1<<INT0
                                      ; enable INTO
      OUT
            GICR, R20
      SEI
                                      ; enable interrupts
HERE:JMP
            HERE
                                      ;stay here forever
EX0_ISR:
            R21, PINC
                         ;read PINC
      IN
      LDI
            R22,0x08
                        ;00001000
      EOR
            R21,R22
                                                       ATmega32
            PORTC, R21
      OUT
      RETI
                                                                   PORTC.3
                                            INTO (PD2)
                                            (PORTD.2)
```

D7							D0	
SE	SM2	SM1	SM0	ISC11	ISC10	ISC01	ISC00	ĺ

ISC01, ISC00 (Interrupt Sense Control bits) These bits define the level or edge on the external INT0 pin that activates the interrupt, as shown in the following table:

ISC01	ISC00		Description
0	0		The low level of INT0 generates an interrupt request.
0	1	14	Any logical change on INT0 generates an interrupt request.
1	0		The falling edge of INT0 generates an interrupt request.
1	1		The rising edge of INT0 generates an interrupt request.

ISC11, ISC10 These bits define the level or edge that activates the INT1 pin.

ISC11	ISC10		Description
0	0		The low level of INT1 generates an interrupt request.
0	1	14	Any logical change on INT1 generates an interrupt request.
1	0		The falling edge of INT1 generates an interrupt request.
1	1		The rising edge of INT1 generates an interrupt request.

Figure 7. MCUCR (MCU Control Register) Register

Edge-triggered vs. level-triggered interrupts

There are two types of activation for the external hardware interrupts: (1) level triggered, and (2) edge triggered. INT2 is only edge triggered, while INT0 and INT1 can be level or edge triggered.

As stated before, upon reset INT0 and INT1 are low-level-triggered interrupts. The bits of the MCUCR register indicate the trigger options of INT0 and INT1, as shown in Figure 7.




Figure 8. MCUCSR (MCU Control and Status Register) Register

The ISC2 bit of the MCUCSR register defines whether INT2 activates in the falling edge or the rising edge (see Figure 8). Upon reset ISC2 is 0, meaning that the external hardware interrupt of INT2 is falling edge triggered. See Examples 6 and 7.

Example 6

Show the instructions to (a) make INT0 falling edge triggered, (b) make INT1 triggered on any change, and (c) make INT2 rising edge triggered.

Solution:

```
(a) LDI R20,0x02
OUT MCUCR,R20

(b) LDI R20,1<<ISC10 ;R20 = 0x04
OUT MCUCR,R20

(c) LDI R20,1<<ISC2 ;R20 = 0x40
OUT MCUCSR,R20
```

Example 7

Rewrite Example 5, so that whenever INTO goes low, it toggles PORTC.3 only once.

```
.INCLUDE "M32DEF.INC"
.ORG 0
                            ;location for reset
     JMP
           MAIN
.ORG 0x02
                            ;location for external interrupt 0
     JMP
          EX0_ISR
MAIN: LDI
          R20, HIGH (RAMEND)
          SPH,R20
     OUT
     LDI R20, LOW (RAMEND)
     OUT
          SPL,R20
                            ; initialize stack
     LDI
           R20,0x2
                            ;make INTO falling edge triggered
           MCUCR, R20
     OUT
     SBI DDRC, 3
                           ; PORTC.3 = output
          PORTD, 2
     SBI
                            ;pull-up activated
           R20,1<<INT0
                            ;enable INTO
     LDI
     OUT
           GICR, R20
     SEI
                            ; enable interrupts
HERE: JMP
           HERE
EX0 ISR:
          R21, PORTC
     IN
     LDI R22,0x08
                            ;00001000 for toggling PC3
     EOR R21,R22
     OUT PORTC, R21
     RETI
```

In Example 7, notice that the only difference between it and the program in Example 5 is in the following instructions:

```
LDI R20.0x2 ; make INTO falling edge triggered OUT MCUCR, R20
```

which makes INTO an edge-triggered interrupt. When the falling edge of the signal is applied to pin INTO, PORTC.3 will toggle. To toggle the LED again, another high-to-low pulse must be applied to INTO. This is the opposite of Example 5. In Example 5, due to the level-triggered nature of the interrupt, as long as INTO is kept at a low level, PORTC.3 toggles. But in this example, to turn on PORTC.3 again, the INTO pulse must be brought back high and then low to create a falling edge to activate the interrupt.

Sampling the edge-triggered and level-triggered interrupts

Examine Figure 9. The edge interrupt (the falling edge, the rising edge, or the change level) is latched by the AVR and is held by the INTFx bits of the GIFR register. This means that when an external interrupt is in an edge-triggered mode (falling edge, rising edge, or change level), upon triggering an interrupt request, the related INTFx flag becomes set. If the interrupt is active (the INTx bit is set and the I-bit in SREG is one), the AVR will jump to the corresponding interrupt vector location and the INTFx flag will be cleared automatically, otherwise,

INTELLINTEOLINTES

Figure 9. GIFR (General Interrupt Flag Register) Register

the flag remains set. The flag can be cleared by writing a one to it. For example, the INTF1 flag can be cleared using the following instructions:

```
LDI R20, (1 << INTF1) ; R20 = 0x80
OUT GIFR, R20 ; clear the INTF1 flag
```

Notice that in edge-triggered interrupts (falling edge, rising edge, and change level interrupts), the pulse must last at least 1 instruction cycle to ensure that the transition is seen by the microcontroller. This means that pulses shorter than 1 machine cycle are not guaranteed to generate an interrupt.

When an external interrupt is in level-triggered mode, the interrupt is not latched, meaning that the INTFx flag remains unchanged when an interrupt occurs, and the state of the pin is read directly. As a result, when an interrupt is in level-triggered mode, the pin must be held low for a minimum time of 5 machine cycles to be recognized.

Review Questions

1. True or false. Upon reset, the external hardware interrupts INT0–INT2 are edge triggered.

- 2. For ATmega32, what pins are assigned to INT0–INT2?
- 3. Show how to enable the INT1 interrupt.
- 4. Assume that the external hardware interrupt INT0 is enabled, and is set to the low-edge trigger. Explain how this interrupt works when it is activated.
- 5. True or false. Upon reset, the INT2 interrupt is falling edge triggered.
- 6. Assume that INT0 is falling edge triggered. How do we make sure that a single interrupt is not recognized as multiple interrupts?
- 7. Using polling and INT0, write a program that upon falling edges toggles PORTC.3. Compare it with Example 7; which program is better?

SECTION 4: INTERRUPT PRIORITY IN THE AVR

The next topic that we must deal with is what happens when two interrupts are activated at the same time. Which of these two interrupts is responded to first?

Interrupt priority

If two interrupts are activated at the same time, the interrupt with the higher priority is served first. The priority of each interrupt is related to the address of that interrupt in the interrupt vector. The interrupt that has a lower address, has a higher priority. See Table 1. For example, the address of external interrupt 0 is 2, while the address of external interrupt 2 is 6; thus, external interrupt 0 has a higher priority, and if both of these interrupts are activated at the same time, external interrupt 0 is served first.

Interrupt inside an interrupt

What happens if the AVR is executing an ISR belonging to an interrupt and another interrupt is activated? When the AVR begins to execute an ISR, it disables the I bit of the SREG register, causing all the interrupts to be disabled, and no other interrupt occurs while serving the interrupt. When the RETI instruction is executed, the AVR enables the I bit, causing the other interrupts to be served. If you want another interrupt (with any priority) to be served while the current interrupt is being served you can set the I bit using the SEI instruction. But do it with care. For example, in a low-level-triggered external interrupt, enabling the I bit while the pin is still active will cause the ISR to be reentered infinitely, causing the stack to overflow with unpredictable consequences.

Context saving in task switching

In multitasking systems, such as multitasking real-time operating systems (RTOS), the CPU serves one task (job or process) at a time and then moves to the next one. In simple systems, the tasks can be organized as the interrupt service routine. For example, in Example 3, the program does two different tasks:

- (1) copying the contents of PORTC to PORTD,
- (2) toggling PORTC.2 every 5 µs

While writing a program for a multitasking system, we should manage the resources carefully so that the tasks do not conflict with each other. For example, consider a system that should perform the following tasks: (1) increasing the con-

tents of PORTC continuously, and (2) increasing the content of PORTD once every 5 µs. Read the following program. Does it work?

```
; Program 4
.INCLUDE "M32DEF.INC"
.ORG 0x0 ;location for reset
     JMP
           MAIN
.ORG 0x14 ;location for Timer0 compare match
     JMP
           TO CM ISR
;-main program for initialization and keeping CPU busy
.ORG 0x100
MAIN: LDI R20, HIGH (RAMEND)
     OUT SPH, R20
     LDI R20, LOW (RAMEND)
     OUT SPL, R20 ; set up stack
     SBI DDRB, 5 ; PB5 as an output
     LDI
           R20, (1<<OCIE0)
           TIMSK, R20 ; enable TimerO compare match interrupt
     TUO
     SEI
                      ; set I (enable interrupts globally)
     LDI
          R20,160
           OCR0,R20
     OUT
                      ;load Timer0 with 160
           R20,0x09
     LDI
     OUT
           TCCR0,R20
                      ;CTC mode, int clk, no prescaler
           R20,0xFF
     LDI
     OUT
          DDRC,R20 ; make PORTC output
     OUT DDRD, R20 ; make PORTD output
     LDI
           R20, 0
HERE: OUT
           PORTC, R20; PORTC = R20
     INC
           R20
     JMP
                     ; keeping CPU busy waiting for interrupt
          HERE
;-----ISR for Timer0
TO CM ISR:
     IN
           R20, PIND
     TNC
           R20
     OUT
           PORTD, R20; PORTD = R20
     RETI
                      ;return from interrupt
```

The tasks do not work properly, since they have resource conflict and they interfere with each other. R20 is used and changed by both tasks, which causes the program not to work properly. For example, consider the following scenario: The content of R20 increases in the main program, at first becoming 0, then 1, and so on. When the timer interrupt occurs, R20 is 95, and PORTC is 95 as well. In the ISR, the R20 is loaded with the content of PORTD, which is 0. So, when it goes back to the main program, the content of R20 is 1 and PORTC will be loaded by 2. But if the program worked properly, PORTC would be loaded with 96.

We can solve such problems in the following two ways:

(1) Using different registers for different tasks. In the program discussed above, if we use different registers in the main program and in the ISR, the program will work properly.

```
;Program 5
.INCLUDE "M32DEF.INC"
.ORG 0x0 ;location for reset
JMP MAIN
```

```
.ORG 0x14
                       ;location for TimerO compare match
     JMP
           T0_CM_ISR
;-----main program for initialization and keeping CPU busy
.ORG 0x100
MAIN: LDI
          R20, HIGH (RAMEND)
     OUT SPH, R20
     LDI R20, LOW(RAMEND)
     OUT SPL,R20
                    ;set up stack
;PB5 as an output
     SBI DDRB,5
     LDI R20, (1<<OCIE0)
     OUT TIMSK, R20 ; enable TimerO compare match interrupt
     SEI
                      ; set I (enable interrupts globally)
     LDI R20,160
     OUT OCR0,R20
                      ;load Timer0 with 160
     LDI R20,0x09
     OUT TCCR0,R20 ;start timer,CTC mode,int clk,no prescaler
     LDI R20,0xFF
     OUT DDRC,R20 ;make PORTC output OUT DDRD,R20 ;make PORTD output
     T.DT
           R20, 0
           PORTC, R20 ; PORTC = R20
HERE: OUT
     INC
           R20
     JMP HERE ; keeping CPU busy waiting for int.
;-----ISR for Timer0
T0_CM_ISR:
     IN R21, PIND
     INC R21
     OUT PORTD, R21 ; toggle PB5
     RETT
                       ;return from interrupt
```

(2) Context saving. In big programs we might not have enough registers to use separate registers for different tasks. In these cases, we can save the contents of registers on the stack before execution of each task, and reload the registers at the end of the task. This saving of the CPU contents before switching to a new task is called *context saving* (or *context switching*). See the following program:

```
;Program 6
.INCLUDE "M32DEF.INC"
.ORG 0x0 ;location for reset
     JMP MAIN
.ORG 0x14 ;location for Timer0 compare match
     JMP TO CM ISR
; main program for initialization and keeping CPU busy
.ORG 0x100
MAIN: LDI R20, HIGH (RAMEND)
     OUT
           SPH,R20
     LDI R20, LOW (RAMEND)
     OUT SPL,R20 ; set up stack
     SBI DDRB,5
                     ;PB5 as an output
     LDI R20, (1<<OCIE0)
     OUT TIMSK, R20 ; enable TimerO compare match interrupt
     SEI
                     ;set I (enable interrupts globally)
     LDI R20,160
     OUT OCR0, R20 ;load Timer0 with 160
     LDI R20,0\times09
```

```
OUT
           TCCR0,R20
                       ;CTC mode, int clk, no prescaler
           R20,0xFF
     LDI
     OUT DDRC,R20 ; make PORTC output OUT DDRD,R20 ; make PORTD output
     LDI R20, 0
HERE: OUT PORTC, R20 ; PORTC = R20
     INC
           R20
                      ; keeping CPU busy waiting for interrupt
     JMP
           HERE
:----ISR for Timer0
T0_CM_ISR:
     PUSH R20
                      ;save R20 on stack
     IN
         R20,PIND
           R20
     INC
     OUT
           PORTD, R20 ; toggle PB5
     POP
           R20 ;restore value for R20
     RETI
                       ;return from interrupt
```

Notice that using the stack as a place to save the CPU's contents is tedious, time consuming, and slow. So, we might want to use the first solution, whenever we have enough registers.

Saving flags of the SREG register

The flags of SREG are important especially when there are conditional jumps in our program. We should save the SREG register if the flags are changed in a task. See Figure 10.

Interrupt latency

The time from the moment an interrupt is activated to the moment the CPU starts to execute the task is called the *interrupt latency*. This latency is 4 machine cycle times. During this time the PC register is pushed on the stack and the I bit of the SREG register clears, causing all the interrupts to be disabled. The duration of an interrupt latency can be affected by the type of instruction that the CPU is executing when the interrupt comes in, since the CPU finishes the execution of the current instruction before it serves the interrupt. It takes slightly longer in cases where the instruction being executed lasts for two (or more) machine cycles (e.g., MUL) compared to the instructions that last for only one instruction cycle (e.g., ADD). See the AVR datasheet for the timing.

```
Sample_ISR:

PUSH R20
IN R20,SREG
PUSH R20
...
POP R20
OUT SREG,R20
POP R20
RETI
```

Figure 10. Saving the SREG Register

Review Questions

- 1. True or false. In ATmega32, if the Timer1 and Timer0 interrupts are activated at the same time, the Timer0 interrupt is served first.
- 2. What happens if two interrupts are activated at the same time?
- 3. What happens if an interrupt is activated while the CPU is serving another interrupt?
- 4. What is context saving?

SECTION 5: INTERRUPT PROGRAMMING IN C

So far all the programs in this chapter have been written in Assembly. In this section we show how to program the AVR's interrupts in WinAVR C language.

In C language there is no instruction to manage the interrupts. So, in WinAVR the following have been added to manage the interrupts:

- 1. **Interrupt include file**: We should include the interrupt header file if we want to use interrupts in our program. Use the following instruction:
 - #include <avr\interrupt.h>
- 2. **cli()** and **sei()**: In Assembly, the CLI and SEI instructions clear and set the I bit of the SREG register, respectively. In WinAVR, the cli() and sei() macros do the same tasks.

Table 3: Interrupt Vector Name for the ATmega32/ATmega16 in WinAVR

Interrupt	Vector Name in WinAVR
External Interrupt request 0	INT0_vect
External Interrupt request 1	INT1_vect
External Interrupt request 2	INT2_vect
Time/Counter2 Compare Match	TIMER2_COMP_vect
Time/Counter2 Overflow	TIMER2_OVF_vect
Time/Counter1 Capture Event	TIMER1_CAPT_vect
Time/Counter1 Compare Match A	TIMER1_COMPA_vect
Time/Counter1 Compare Match B	TIMER1_COMPB_vect
Time/Counter1 Overflow	TIMER1_OVF_vect
Time/Counter0 Compare Match	TIMER0_COMP_vect
Time/Counter0 Overflow	TIMER0_OVF_vect
SPI Transfer complete	SPI_STC_vect
USART, Receive complete	USART0_RX_vect
USART, Data Register Empty	USART0_UDRE_vect
USART, Transmit Complete	USART0_TX_vect
ADC Conversion complete	ADC_vect
EEPROM ready	EE_RDY_vect
Analog Comparator	ANALOG_COMP_vect
Two-wire Serial Interface	TWI_vect
Store Program Memory Ready	SPM_RDY_vect

3. **Defining ISR**: To write an ISR (interrupt service routine) for an interrupt we use the following structure:

```
ISR(interrupt vector name)
{
    //our program
}
```

For the *interrupt vector name* we must use the ISR names in Table 3. For example, the following ISR serves the Timer0 compare match interrupt:

```
ISR (TIMERO_COMP_vect)
{
}
```

See Example 8.

Example 8 (C version of Program 1)

Using Timer0 generate a square wave on pin PORTB.5, while at the same time transferring data from PORTC to PORTD.

```
#include "avr/io.h"
#include "avr/interrupt.h"
int main ()
     DDRB = 0x20; //DDRB.5 = output
                  //timer value for 4 \mus //Normal mode, int clk, no prescaler
     TCNT0 = -32;
     TCCR0 = 0x01;
     //enable interrupts
     sei ();
                       //make PORTC input
     DDRC = 0 \times 00;
     DDRD = 0xFF;
                         //make PORTD output
     while (1)
                         //wait here
          PORTD = PINC;
ISR (TIMER0_OVF_vect)
                        //ISR for Timer0 overflow
     TCNT0 = -32;
     PORTB ^= 0x20; //toggle PORTB.5
}
```

Context saving

The C compiler automatically adds instructions to the beginning of the ISRs, which save the contents of all of the general purpose registers and the SREG register on the stack. Some instructions are also added to the end of the ISRs to reload the registers. See Examples 9 through 13.

Example 9 (C version of Program 2)

Using Timer0 and Timer1 interrupts, generate square waves on pins PB1 and PB7 respectively, while transferring data from PORTC to PORTD.

```
#include "avr/io.h"
#include "avr/interrupt.h"
int main ( )
     TCNT0 = -160;
     TCCR0 = 0x01;
                           //Normal mode, int clk, no prescaler
     TCNT1H = (-640) >> 8; //the high byte
     TCNT1L = (-640);
                          //the low byte
     TCCR1A = 0x00;
     TCCR1B = 0x01;
     TIMSK = (1<<TOIE0) | (1<<TOIE1); //enable Timers 0 and 1 int.
     sei ();
                                  //enable interrupts
     while (1)
                          //wait here
          PORTD = PINC;
}
ISR (TIMER0_OVF_vect)
                           //ISR for Timer0 overflow
{
     TCNT0 = -160;
                           //TCNT0 = -160 (reload for next round)
                           //toggle PORTB.1
     PORTB ^= 0x02;
}
ISR (TIMER1_OVF_vect)
                           //ISR for Timer0 overflow
     TCNT1H = (-640) >> 8;
                           //TCNT1 = -640 (reload for next round)
     TCNT1L = (-640);
     PORTB ^= 0x80;
                           //toggle PORTB.7
}
Note: We can use "TCNT1 = -640;" in place of the following instructions:
     TCNT1H = (-640) >> 8;
     TCNT1L = (-640);
```

Example 10 (C version of Program 3)

Using Timer0 and Timer1 interrupts, write a program in which:

- (a) PORTA counts up everytime Timer1 overflows. It overflows once per second.
- (b) A pulse is fed into Timer0 where Timer0 is used as counter and counts up. Whenever the counter reaches 200, it will toggle the pin PORTB.6.

```
#include "avr/io.h"
#include "avr/interrupt.h"
int main ()
      DDRA = 0xFF; //make PORTA output
DDRD = 0xFF; //make PORTD output
DDRB |= 0x40; //PORTB.6 as an output
PORTB |= 0x01; //activate pull-up
       TCNT0 = -200; //load Timer0 with -200 

TCCR0 = 0x06; //Normal mode, falling edge, no prescaler
       TCNT1H = (-31250) >> 8; //the high byte
TCNT1L = (-31250) \& 0xFF; //overflow after 31250 clocks
       TCCR1A = 0x00; //Normal mode

TCCR1B = 0x04; //internal clock, prescaler 1:256
       TIMSK = (1<<TOIE0) | (1<<TOIE1); //enable Timers 0 & 1 int.</pre>
       sei ();
                                             //enable interrupts
       DDRC = 0 \times 00;
                                   //make PORTC input
       DDRD = 0xFF;
                                    //make PORTD output
       while (1)
                                    //wait here
             PORTD = PINC;
                                    //ISR for Timer0 overflow
ISR (TIMER0_OVF_vect)
                                 //TCNT0 = -200
      PORTB ^= 0x40;
       TCNT0 = -200;
                                    //toggle PORTB.6
}
ISR (TIMER1_OVF_vect) //ISR for Timer1 overflow
       TCNT1H = (-31250) >> 8; //the high byte
       TCNT1L = (-31250)\&0xFF; //overflow after 31250 clocks
       PORTA ++;
                                    //increment PORTA
}
```

Example 11 (C version of Example 4)

Using Timer1, write a program that toggles pin PORTB.5 every second, while at the same time transferring data from PORTC to PORTD. Assume XTAL = 8 MHz.

```
#include "avr/io.h"
#include "avr/interrupt.h"
int main ()
    DDRB \mid = 0x20; //make DDRB.5 output
     OCR0 = 40;
                    //CTC mode, internal clk, no prescaler
     TCCR0 = 0x09;
     //enable interrupts
     sei ();
    DDRC = 0x00; //make PORTC input
DDRD = 0xFF: //make PORTD output
     DDRD = 0xFF;
                         //make PORTD output
     while (1)
                        //wait here
         PORTD = PINC;
}
ISR (TIMERO_COMP_vect)
                        //ISR for Timer0 compare match
    PORTB ^= 0x20; //toggle PORTB.5
}
```

Example 12 (C version of Example 5)

Assume that the INT0 pin is connected to a switch that is normally high. Write a program that toggles PORTC.3, whenever INT0 pin goes low. Use the external interrupt in level-triggered mode.

Solution:

Example 13 (C version of Example Example 7)

Rewrite Example 12 so that whenever INTO goes low, it toggles PORTC.3 only once.

SUMMARY

An interrupt is an external or internal event that interrupts the microcontroller to inform it that a device needs its service. Every interrupt has a program associated with it called the ISR, or interrupt service routine. The AVR has many sources of interrupts, depending on the family member. Some of the most widely used interrupts are for the timers, external hardware interrupts, and serial communication. When an interrupt is activated, the IF (interrupt flag) bit is raised.

The AVR can be programmed to enable (unmask) or disable (mask) an interrupt, which is done with the help of the I (global interrupt enable) and IE (interrupt enable) bits. This chapter also showed how to program AVR interrupts in both Assembly and C languages.

PROBLEMS

SECTION 1: AVR INTERRUPTS

- 1. Which technique, interrupt or polling, avoids tying down the microcontroller?
- 2. List some of the interrupt sources in the AVR.
- 3. In the ATmega32 what memory area is assigned to the interrupt vector table?
- 4. True or false. The AVR programmer cannot change the memory address location assigned to the interrupt vector table.
- 5. What memory address is assigned to the Timer0 overflow interrupt in the interrupt vector table?
- 6. What memory address is assigned to the Timer1 overflow interrupt in the interrupt vector table?
- 7. Do we have a memory address assigned to the Time0 compare match interrupt in the interrupt vector table?
- 8. Do we have a memory address assigned to the external INT0 interrupt in the interrupt vector table?
- 9. To which register does the I bit belong?
- 10. Why do we put a JMP instruction at address 0?
- 11. What is the state of the I bit upon power-on reset, and what does it mean?
- 12. Show the instruction to enable the Timer0 compare match interrupt.
- 13. Show the instruction to enable the Timer1 overflow interrupt.
- 14. The TOIE0 bit belongs to register_____.
- 15. True or false. The TIMSK register is not a bit-addressable register.
- 16. With a single instruction, show how to disable all the interrupts.
- 17. Show how to disable the INT0 interrupt.
- 18. True or false. Upon reset, all interrupts are enabled by the AVR.
- 19. In the AVR, how many bytes of program memory are assigned to the reset?

SECTION 2: PROGRAMMING TIMER INTERRUPTS

20. True or false. For each of Timer0 and Timer1, there is a unique address in the interrupt vector table.

- 21. What address in the interrupt vector table is assigned to Timer2 overflow?
- 22. Show how to enable the Timer2 overflow interrupt.
- 23. Which bit of TIMSK belongs to the Timer0 overflow interrupt? Show how it is enabled.
- 24. Assume that Timer0 is programmed in Normal mode, TCNT0 = \$E0, and the TOIE0 bit is enabled. Explain how the interrupt for the timer works.
- 25. True or false. The last three instructions of the ISR for Timer0 are:

```
LDI R20,0x01
OUT TIFR,R20 ;clear TOV0 flag
RETI
```

- 26. Assume that Timer1 is programmed for CTC mode, TCNT1H = \$01, TCNT1L = \$00, OCR1AH = \$01, OCR1AL = \$F5, and the OCIE1A bit is enabled. Explain how the interrupt is activated.
- 27. Assume that Timer1 is programmed for Normal mode, TCNT1H = \$FF, TCNT1L = \$E8, and the TOIE1 bit is enabled. Explain how the interrupt is activated.
- 28. Write a program using the Timer1 interrupt to create a square wave of 1 Hz on pin PB7 while sending data from PORTC to PORTD. Assume XTAL = 8 MHz.
- 29. Write a program using the Timer0 interrupt to create a square wave of 3 kHz on pin PB7 while sending data from PORTC to PORTD. Assume XTAL = 1 MHz.

SECTION 3: PROGRAMMING EXTERNAL HARDWARE INTERRUPTS

- 30. True or false. An address location is assigned to each of the external hardware interrupts INT0, INT1, and INT2.
- 31. What address in the interrupt vector table is assigned to INT0, INT1 and INT2? How about the pins?
- 32. To which register does the INTO bit belong? Show how it is enabled.
- 33. To which register does the INT1 bit belong? Show how it is enabled.
- 34. Show how to enable all three external hardware interrupts.
- 35. Assume that the INT0 bit for external hardware interrupt is enabled and is negative edge-triggered. When is the interrupt activated? How does this interrupt work when it is activated.
- 36. True or false. Upon reset, all the external hardware interrupts are negative edge triggered.
- 37. The INTF0 bit belongs to the _____ register.
- 38. The INTF1 bit belongs to the _____ register.
- 39. Explain the role of INTFO and INTO in the execution of external interrupt 0.
- 40. Explain the role of I in the execution of external interrupts.
- 41. True or false. Upon power-on reset, all of INT0–INT2 are positive edge triggered.
- 42. Explain the difference between low-level and falling edge-triggered interrupts.
- 43. Show how to make the external INTO negative edge triggered.
- 44. True or false. INT0–INT2 must be configured as an input pin for a hardware interrupt to come in.
- 45. Assume that the INTO pin is connected to a switch. Write a program in which, whenever it goes low, the content of PORTC increases by one.
- 46. Assume that the INTO and INT1 are connected to two switches named S1 and

S2. Write a program in which, whenever S1 goes low, the content of PORTC increases by one; and when S2 goes low, the content of PORTC decreases by one. When the value of PORTC is bigger than 100, PD7 is high; otherwise, it is low.

SECTION 4: INTERRUPT PRIORITY IN THE AVR

- 47. Explain what happens if both INT1F and INT2F are activated at the same time.
- 48. Assume that the Timer1 and Timer0 overflow interrupts are both enabled. Explain what happens if both TOV1 and TOV0 are activated at the same time.
- 49. Explain what happens if an interrupt is activated while the AVR is serving an interrupt.
- 50. True or false. In the AVR, an interrupt inside an interrupt is not allowed.

ANSWERS TO REVIEW QUESTIONS

SECTION 1: AVR INTERRUPTS

- 1. Interrupt
- 2. Timer0 overflow, Timer0 compare match, Timer1 overflow, Timer1 compare B match, Timer1 compare A match, Timer1 input capture, Timer2 overflow, Timer2 output compare match
- 3. Address locations 0x00 to 0x28. No. It is set when the processor is designed.
- I = 0 means that all interrupts are masked, and as a result no interrupts will be responded to by the AVR.
- 5. Assuming I = 1, we need: LDI R16, (1<<OCIE1A) OUT TIMSK,R16
- 6. \$12 for Timer1 overflow interrupt and 0x02 for INT0.

SECTION 2: PROGRAMMING TIMER INTERRUPTS

- 1. False. For each of the interrupts there is a separate address.
- 2. 0x16
- 3. TIMSK LDI R16,(1<<TOIE0) OUT TIMSK,R16
- 4. After Timer0 is started, the timer will count up from \$F1 to \$FF on its own while the AVR is executing other tasks. Upon rolling over from \$FF to 00, the TOV0 flag is raised, which will interrupt the AVR in whatever it is doing and force it to jump to memory location \$0016 to execute the ISR belonging to this interrupt.
- 5. False. There is no need to clear the TOV0 flag since the AVR clears the TOV0 flag internally upon jumping to the interrupt vector table.
- 6. The timer counts from 0 to 21. Then TCNT0 is loaded with 0 and the OCF0 flag is set. If Timer0 compare match interrupt is enabled, the ISR of the compare match interrupt is executed on each compare match.
- 7. $1/8 \text{ MHz} = 125 \text{ ns} \rightarrow 125 \text{ ns} \times (21 + 1) = 2.75 \text{ µs}$

SECTION 3: PROGRAMMING EXTERNAL HARDWARE INTERRUPTS

- 1. False. Only INT2 is in edge-triggered mode.
- 2. Bits PD2 (PORTD.2), PD3 (PORTD.3), and PB2 (PORTB.2) are assigned to INT0, INT1, and INT2, respectively.

- 3. LDI R20, (1<<INT1)
 OUT GICR, R20</pre>
- 4. Upon application of a high-to-low pulse to pin PD2, the INTF0 flag will be set; as a result, the AVR is interrupted in whatever it is doing, clears the INTF0 flag, and jumps to ROM location 0x02 to execute the ISR.
- 5 True
- 6. When the CPU jumps to the interrupt vector to execute the ISR, it clears the flag that has caused the interrupt (the INTF0 flag in this case). The INTF0 flag will be set only if a new high-to-low pulse is applied to the pin.

```
7. .INCLUDE "M32DEF.INC"
     LDI
           R16,0x2
     OUT
           MCUCR, R16
                        ; make INTO falling edge triggered
  L1: IN
           R20,GIFR
     SBRS R20,INTFO ;skip next instruct. if the INTFO bit of GIFR is set
     RJMP L1
                      go to L1;
          R21, PORTC
                         ;R21 = PORTC
     IN
     LDI R22,0x08
          R21,R22
                       ;R21 = R21 xor 0x08 (toggle bit 3)
     EOR
     OUT
           PORTC, R21
                         ; PORTC = R21
     LDI
           R20,1<<INTF0
     OUT
           GIFR,R20
                         ; clear INTFO flag
     RJMP L1
```

SECTION 4: INTERRUPT PRIORITY IN THE AVR

- 1. False. As shown in Table 1, the address of the Timer0 overflow interrupt is \$16, while the address of Timer1 overflow is \$12. Thus, the Timer1 overflow has a higher priority.
- 2. The interrupt whose vector is first in the interrupt vector is served first.
- 3. The flag of the interrupt will be set, but since I is 0, the new interrupt will not be served. The last instruction of the old interrupt is RETI, which causes the I flag to be set and the new interrupt to be served.
- 4. Context saving is the saving of the CPU contents before switching to a new task.