OBJECTIVES

Upon completion of this chapter, you will be able to:

- >> Understand the Serial Peripheral Interfacing (SPI) protocol
- >> Explain how the SPI read and write operations work
- >> Examine the SPI pins SDO, SDI, CE, and SCLK
- >> Code programs in Assembly and C for SPI
- >> Explain how 7-segment displays work
- >> Explain the function of the MAX7221 pins
- >> Explain the function of the MAX7221 registers
- >> Understand the interfacing of the MAX7221 to the AVR
- >> Code programs to display numbers in Assembly and C

This chapter discusses the SPI bus. In Section 1 we examine the different pins of SPI protocol and then focus on the concept of clock polarity. We distinguish differences between single-byte read/write and multibyte burst read/write. Section 2 discusses SPI programming in AVR using both Assembly and C. We will examine how to interface MAX7221 to the AVR in Section 3.

SECTION 1: SPI BUS PROTOCOL

The SPI (serial peripheral interface) is a bus interface connection incorporated into many devices such as ADC, DAC, and EEPROM. In this section we examine the pins of the SPI bus and show how the read and write operations in the SPI work.

The SPI bus was originally started by Motorola Corp. (now Freescale), but in recent years has become a widely used standard adapted by many semiconductor chip companies. SPI devices use only 2 pins for data transfer, called SDI (Din) and SDO (Dout), instead of the 8 or more pins used in traditional buses. This reduction of data pins reduces the package size and power consumption drastically, making them ideal for many applications in which space is a major concern. The SPI bus has the SCLK (shift clock) pin to synchronize the data transfer between two chips. The last pin of the SPI bus is CE (chip enable), which is used to initiate and terminate the data transfer. These four pins, SDI, SDO, SCLK, and CE, make the SPI a 4-wire interface. See Figure 1. In many chips the SDI, SDO, SCLK, and CE signals are alternatively named as MOSI, MISO, SCK, and SS as shown in Figure 2 (compare with Figure 1). There is also a widely used standard called a 3-wire interface bus. In a 3-wire interface bus, we have SCLK and CE, and only a single pin for data transfer. The SPI 4-wire bus can become a 3-wire interface when the SDI and SDO data pins are tied together. However, there are some major differences between the SPI and 3-wire devices in the data transfer protocol. For that reason, a device must support the 3-wire protocol internally in order to be used as a 3-wire device. Many devices such as the DS1306 RTC (real-time clock) support both SPI and 3-wire protocols.




Figure 1. SPI Bus vs. Traditional Parallel Bus Connection to Microcontroller

How SPI works

SPI consists of two shift registers, one in the master and the other in the slave side. Also, there is a clock generator in the master side that generates the clock for the shift registers.

As you can see in Figure 2, the serial-out pin of the master shift register is connected to the serial-in pin of the slave shift register by MOSI (Master Out Slave In), and the serial-in pin of the master shift register is connected to the serial-out pin of the slave shift register by MISO (Master In Slave Out). The master clock generator provides clock to the shift registers in both the master and slave. The clock input of the shift registers can be falling- or rising-edge triggered. This will be discussed shortly.

In SPI, the shift registers are 8 bits long. It means that after 8 clock pulses, the contents of the two shift registers are interchanged. When the master wants to send a byte of data, it places the byte in its shift register and generates 8 clock pulses. After 8 clock pulses the byte is transmitted to the other shift register. When the master wants to receive a byte of data, the slave side should place the byte in its shift register, and after 8 clock pulses the data will be received by the master shift register. It must be noted that SPI is full duplex, meaning that it sends and receives data at the same time.

SPI read and write

In connecting a device with an SPI bus to a microcontroller, we use the microcontroller as the master while the SPI device acts as a slave. This means that the microcontroller generates the SCLK, which is fed to the SCLK pin of the SPI




Figure 2. SPI Architecture

device. The SPI protocol uses SCLK to synchronize the transfer of information one bit at a time, where the most-significant bit (MSB) goes in first. During the transfer, the CE must stay HIGH. The information (address and data) is transferred between the microcontroller and the SPI device in groups of 8 bits, where the address byte is followed immediately by the data byte. To distinguish between the read and write operations, the D7 bit of the address byte is always 1 for write, while for the read, the D7 bit is LOW, as we will see next.

Clock polarity and phase in SPI device

As we mentioned before in USART communication, transmitter and receiver must agree on a clock frequency. In SPI communication, the master and slave(s) must agree on the clock polarity and phase with respect to the data. Freescale names these two options as CPOL (clock polarity) and CPHA (clock phase), respectively, and most companies like Atmel have adopted that convention. At CPOL= 0 the base value of the clock is zero, while at CPOL = 1 the base value of the clock is one. CPHA = 0 means sample on the leading (first) clock edge, while CPHA = 1 means sample on the trailing (second) clock. Notice that if the base value of the clock is zero, the leading (first) clock edge, is the rising edge but if the base value of the clock is one, the leading (first) clock edge is falling edge. See Table 1 and Figure 3.

Steps for writing data to an SPI device

In accessing SPI devices, we have two modes of operation: single-byte and multibyte. We will explain each one separately.

Table 1: SPI Clock Polarity and Phase

CPOL	СРНА	Data Read and Change Time	SPI Mode
0	0	Read on rising edge, changed on a falling edge	e 0
0	1	Read on falling edge, changed on a rising edge	e 1
1	0	Read on falling edge, changed on a rising edge	e 2
1	1	Read on rising edge, changed on a falling edge	e 3




Figure 3. SPI Clock Polarity and Phase

Single-byte write

The following steps are used to send (write) data in single-byte mode for SPI devices, as shown in Figure 4:

- 1. Make CE = 0 to begin writing.
- 2. The 8-bit address is shifted in, one bit at a time, with each edge of SCLK. Notice that A7 = 1 for the write operation, and the A7 bit goes in first.
- 3. After all 8 bits of the address are sent in, the SPI device expects to receive the data belonging to that address location immediately.
- 4. The 8-bit data is shifted in one bit at a time, with each edge of the SCLK.
- 5. Make CE = 1 to indicate the end of the write cycle.




Figure 4. SPI Single-Byte Write Timing (Notice A7 = 1)

Multibyte burst write

Burst mode writing is an effective means of loading consecutive locations. In burst mode, we provide the address of the first location, followed by the data for that location. From then on, while CE = 0, consecutive bytes are written to consecutive memory locations. In this mode, the SPI device internally increments the address location as long as CE is LOW. The following steps are used to send (write) multiple bytes of data in burst mode for SPI devices as shown in Figure 5:

- 1. Make CE = 0 to begin writing.
- 2. The 8-bit address of the first location is provided and shifted in, one bit at a time, with each edge of SCLK. Notice that A7 = 1 for the write operation and the A7 bit goes in first.
- 3. The 8-bit data for the first location is provided and shifted in, one bit at a time, with each edge of the SCLK. From then on, we simply provide consecutive bytes of data to be placed in consecutive memory locations. In the process, CE must stay low to indicate that this is a burst mode multibyte write operation.
- 4. Make CE = 1 to end writing.




Figure 5. SPI Burst (Multibyte) Mode Writing

Steps for reading data from an SPI device

In reading SPI devices, we also have two modes of operation: single-byte and multibyte. We will explain each one separately.

Single-byte read

The following steps are used to get (read) data in single-byte mode from SPI devices, as shown in Figure 6:

- 1. Make CE = 0 to begin reading.
- 2. The 8-bit address is shifted in one bit at a time, with each edge of SCLK. Notice that A7 = 0 for the read operation, and the A7 bit goes in first.
- 3. After all 8 bits of the address are sent in, the SPI device sends out data belonging to that location.
- 4. The 8-bit data is shifted out one bit at a time, with each edge of the SCLK.
- 5. Make CE = 1 to indicate the end of the read cycle.




Figure 6. SPI Single-Byte Read Timing (Notice A7 = 0)

Multibyte burst read

Burst mode reading is an effective means of bringing out the contents of consecutive locations. In burst mode, we provide the address of the first location only. From then on, while CE = 0, consecutive bytes are brought out from consecutive memory locations. In this mode, the SPI device internally increments the address location as long as CE is LOW. The following steps are used to get (read) multiple bytes of data in burst mode for SPI devices, as shown in Figure 7:




Figure 7. SPI Burst (Multibyte) Mode Reading

- 1. Make CE = 0 to begin reading.
- 2. The 8-bit address of the first location is provided and shifted in, one bit at a time, with each edge of SCLK. Notice that A7 = 0 for the read operation, and the A7 bit goes in first.
- 3. The 8-bit data for the first location is shifted out, one bit at a time, with each edge of the SCLK. From then on, we simply keep getting consecutive bytes of data belonging to consecutive memory locations. In the process, CE must stay LOW to indicate that this is a burst mode multibyte read operation.
- 4. Make CE = 1 to end reading.

Review Questions


- 1. True or false. The SPI protocol writes and reads information in 8-bit chunks.
- 2. True or false. In SPI, the address is immediately followed by the data.
- 3. True or false. In an SPI write cycle, bit A7 of the address is LOW.
- 4. True or false. In an SPI write, the LSB goes in first.
- 5. State the difference between the single-byte and burst modes in terms of the CE signal.

SECTION 2: SPI PROGRAMMING IN AVR

Most AVRs, including ATmega family members, support SPI protocols. In AVR three registers are associated with SPI. They are SPSR (SPI Status Register), SPCR (SPI Control Register), and SPDR (SPI Data Register). In this section we will focus on these registers.

SPSR (SPI Status Register)

Figure 8 shows the bits of the SPSR register used for SPI.



Bit 7 – SPIF (SPI Interrupt Flag)

In master mode, this bit is set in two situations: when a serial transfer is completed, or when SS pin is an input and is driven low by an external device. Setting the SPIF flag to one will cause an interrupt if SPIE in SPCR is set and global interrupts are enabled.

Bit 6 – WCOL (Write COLlision Flag)

The WCOL bit is set if you write on SPDR during a data transfer.

Bit 0 – SPI2X (Double SPI Speed)

When the SPI is in master mode, setting this bit to one doubles the SPI speed.

Notice that both the WCOL bit and the SPIF bit are cleared when you read the SPI Status Register and then access the SPI Data Register. Alternatively, the SPIF bit is cleared by hardware when executing the corresponding interrupt handler.

Figure 8. SPI Status Register (Note: The portion shown is used for SPI.)

SPCR (SPI Control Register)

Figure 9 shows details of each bit in SPCR.

				_			
SPIE	SPE	DORD	MSTR	CPOL	СРНА	SPR1	SPR0

Bit 7 – SPIE: SPI Interrupt Enable

Setting this bit to one enables the SPI interrupt.

Bit 6 – SPE: SPI Enable

Setting this bit to one enables the SPI.

Bit 5 – DORD: Data Order

This bit lets you choose to either transmit MSB and then LSB or vice versa. The LSB is transmitted first if DORD is one; otherwise, the MSB is transmitted first.

Bit 4 – MSTR: Master/Slave Select

If you want to work in master mode then set this bit to one; otherwise, slave mode is selected. Notice that if the SS pin is configured as an input and is driven low while MSTR is set, MSTR will be cleared, and SPIF will become set.

Bit 3 – CPOL: Clock Polarity

This bit set the base value of clock when it is idle. At CPOL = 0 the base value of the clock is zero while at CPOL = 1 the base value of the clock is one.

Bit 2 – CPHA: Clock Phase

CPHA = 0 means sample on the leading (first) clock edge, while CPHA = 1 means sample on the trailing (second) clock.

Bits 1, 0 - SPR1, SPR0: SPI Clock Rate Select 1 and 0

These two bits control the SCK rate of the device in master mode. See Table 2.

Figure 9. SPI Control Register

In Table 2 you see how SPI2X, SPR1, and SPR0 are combined to make different clock frequencies for master. As you see in Table 2, by setting SPI2X to one, the SCK frequency is doubled.

Table 2: SCK Frequency

SPI2X	SPR1	SPR0	SCK Frequency
0	0	0	Fosc/4
0	0	1	Fosc/16
0	1	0	Fosc/64
0	1	1	Fosc/128
1	0	0	Fosc/2 (Not recommended!)
1	0	1	Fosc/8
1	1	0	Fosc/32
1	1	1	Fosc/64

SPDR (The SPI Data Register)

The SPI Data Register is a read/write register. To write into SPI shift register, data must be written to SPDR. To read from the SPI shift register, you should read from SPDR. Writing to the SPDR register initiates data transmission. Notice that you cannot write to SPDR before the last byte is transmitted completely, otherwise a collision will happen. You can read the received data before another byte of data is received completely.




Figure 10. SPI Data Register

SS pin in AVR

As we mentioned before, the Slave Select (SS) pin of the SPI bus is used to initiate and terminate the data transfer. In AVR, there are some points regarding this pin that you should pay attention to.

When you are in master mode, you can choose to make this pin either input or output. If you make it output, the SPI circuit of AVR will not control the SS pin and you can make it one or zero by software. When you make the SS pin an input, it will control the function of SPI. In this case you should externally make SS pin high to ensure master SPI operation. If an external device makes the SS pin low, the SPI module stops working in master mode and switches to slave mode by clearing the MSTR bit in SPCR, and then sets the SPIF bit in SPSR. It is highly recommended to make the SS pin output if you do not want to be interrupted when you are working in master mode.

When you are in slave mode, the SS pin is always input and you cannot control it by software. You should hold it externally low to activate the SPI. When SS is driven high, SPI is disabled and all pins of SPI are input. Also the SPI module will immediately clear any partially received data in the shift register. As we mentioned before, it can be used in packet synchronizing by initiating and terminating the data transfer.

Notice that when you are working in slave mode and the SS pin is driven high by an external device, the SPI module is reset but not disabled and it is not necessary to enable it again.

SPI programming in AVR

Before you start data transmission, you should set SPI Mode (Clock Polarity and Clock Phase) by setting the values of the CPOL and CPHA bits in SPCR. See Table 1. In AVR you can operate in either master or slave modes. Next, we will discuss each mode in detail.

Master operating mode

If you want to work in master mode, you should set the MSTR bit to one. Also you should set SCK frequency by setting the values of SPI2X, SPR1, and SPR2 according to Table 2. Then you should enable SPI by setting the SPIE bit to one before you start data transmission.

Writing a byte to the SPI Data Register (SPDR) starts data exchange by starting the SPI clock generator. After shifting the last (8th) bit, the SPI clock generator stops and the SPIF flag changes to one. The byte in the master shift register and the byte in the slave shift register are exchanged after the last clock. Notice that you cannot write to the SPI Data Register before transmission is completed, otherwise the collision happens. To get the received data you should read it from SPDR before the next byte arrives. We can use interrupts or poll the SPIF to know when a byte is exchanged. See Example 1.

As we mentioned before, in case of multibyte burst write, the master continues to shift the next byte by writing it into SPDR. If you want to signal the end of the packet, you should pull high the SS pin.

Example 1

Write an AVR program to initialize the SPI for master, mode 0, with CLCK frequency = Fosc/16, and then transmit 'G' via SPI repeatedly. The received data should be displayed on Port A.

Solution:

```
.INCLUDE "M32DEF.INC"
.equ MOSI = 5
                                  ; for ATmega32
.equ SCK = 7
.equ SS = 4
     LDI
           R17,0xFF
                                  ; Port A is output
     OUT
          DDRA, R17
           R17, (1<<MOSI) | (1<<SCK) | (1<<SS)
     LDI
           DDRB, R17
     OUT
                                  ; MOSI, SCK, and SS output
           R17, (1 << SPE) | (1 << MSTR) | (1 << SPR0) ; enable SPI
     LDI
     OUT
           SPCR,R17
                                  ; master, CLK = fck/16
Transmit:
     CBI PORTB, SS
                                  ; enable slave device
     LDI R17, 'G'
                                  ; move G letter to R17
     OUT SPDR, R17
                                  ;start transmission of G
Wait:
     SBIS SPSR, SPIF
                                  ; wait for transmission
     RJMP Wait
                                  ;to complete
     IN R18, SPDR
                                  ; read received data into R18
                                  ; move R18 to PORTA
     OUT PORTA, R18
     SBI PORTB, SS
                                  ; disable slave device
     RJMP Transmit
                                  ;do it again
```

When AVR is configured as a master, the SPI will not control the SS pin. If you want to make SS high or low, you have to do it by writing 1 or 0, respectively, to the SS bit of Port B.

Slave operating mode

When AVR is configured as a slave, the function of the SPI interface depends on the SS pin. If the SS is driven high, MISO is tri-stated and the SPI interface sleeps. Only the contents of SPDR may be updated in this state. When SS is driven low, the data will be shifted by incoming clock pulses on the SCK pin. SPIF changes to one when the last bit of a byte has been shifted completely. Notice that the slave can place new data to be sent into SPDR before reading the incoming data; this is because in AVR there are two one-byte buffers to store received data.

In slave mode there is no need to set SCK frequency because the SCK is generated by the master, but you must select the SPI mode (Clock Phase and Clock Polarity) and Data Order to match with SPI mode and Data Order of the other side (master device). Finally you should enable the SPI by setting the SPIE bit of SPCR to one. See Example 2. Notice that Example 2 is the slave version of Example 1.

Example 2

Write an AVR program to initialize the SPI for slave, mode 0, with CLCK frequency = fck/16, and then transmit 'G' via SPI repeatedly. The received data should be displayed on Port A.

Solution:

```
.INCLUDE "M32DEF.INC"
.equ MISO = 6
          R17,0xFF
     LDI
                                  ; Port A is output
     OUT
          DDRA, R17
           R17, (1<<MISO)
     LDI
                                  ;MISO is output
     TUO
           DDRB,R17
                                  ; enable SPI slave mode 0
           R17, (1<<SPE)
     LDI
     TUO
           SPCR, R17
Again:
     LDI
           R17, 'G'
                                  ; move letter G to R17
     TUO
           SPDR, R17
                                  ; send data to SPDR to be
                                  ;transmitted
Wait:
                                  ;skip next instruction if IF=1
     SBIS SPSR, SPIF
                                  ;otherwise jump wait
     RJMP Wait
     IN R18, SPDR
                                 ; read received data into R18
     OUT PORTA, R18
                                  ; send R18 to PORTA
     RJMP Again
                                  ; do it again
;It must be noted that slave will not start transfer or
; receive until it senses the clock from master
```

SPI programming in C for AVR

Examples 3 and 4 are C versions of the last two examples.

```
Example 3 (C version of 1)
Rewrite Example 1 in C.
Solution:
#include <avr/io.h>
                                   //standard AVR header
#define MOSI 5
#define SCK 7
int main (void)
  DDRB = (1<<MOSI) | (1<<SCK); //MOSI and SCK are output
                                  //Port A is output
  DDRA = 0xFF;
  SPCR = (1<<SPE) | (1<<MSTR) | (1<<SPR0); //enable SPI as master</pre>
  while(1){
                                  //do for ever
    SPDR = 'G';
                                   //start transmission
    //move received data to
    PORTA = SPDR;
  }
                                   //Port A
  return 0;
```

Example 4 (C version of 2)

```
Rewrite Example 2 in C.
Solution:
#include <avr/io.h>
                                //standard AVR header
#define MISO 6
int main (void)
  DDRA = 0xFF;
                                 //Port A is output
  DDRA = 0xff;
DDRB = (1<<MISO);
                                  //MISO is output
                                  //enable SPI as slave
  SPCR = (1 << SPE);
  while(1){
    SPDR = 'G';
    while(!(SPSR &(1<<SPIF))); //wait for transfer finish</pre>
                                  //move received data to PORTA
    PORTA = SPDR;
  }
  return 0;
}
```

Review Questions

- 1. Which registers in the AVR are dedicated to SPI?
- 2. How do we set the SPI to operate in master mode 1?
- 3. How do we set the SPI clock frequency to be Fosc/120?
- 4. True or false. SPI is half duplex.
- 5. What is the maximum recommended frequency of the SPI clock?

SECTION 3: MAX7221 INTERFACING AND PROGRAMMING

In this section we first give a brief description of 7-segments and then show how to interface the MAX7221 chip to AVR.

What is a 7-segment display?

In many applications, when you want to display numbers, 7-segments are the best choice. These displays are made of 7 LEDs to show different numbers plus




Figure 11. 7-segment LEDs

another LED to display the decimal point. See Figure 11. Some characters like A, b, c, d, E, and H are also displayed by 7-segments. Figure 12 shows how to display digits.




Figure 12. 7-Segment Display

There are two types of 7-segments, common anode and common cathode. The MAX7221 supports common cathode only. See Figure 13.




Figure 13. Common Cathode Connections in a 7-Segment Display

MAX7221

In many applications you need to connect two or more 7-segment LEDs to a microcontroller. For example, if you want to connect four 7-segment LEDs directly to a microcontroller you need $4 \times 8 = 32$ pins. This is not feasible. The MAX7221 IC is an ideal chip for such applications since it supports up to eight 7-segment LEDs. We can connect the MAX7221 to the AVR chip using SPI protocol and control up to eight 7-segment LEDs. The MAX7221 contains an internal decoder that can be used to convert binary numbers to 7-segment codes. That means we do not need to refresh the 7-segment LEDs. All you need to do is to send a binary number to the MAX7221, and the chip decodes the binary data and displays the number. The device includes analog and digital brightness control, an 8×8 static RAM that stores each digit, and a test mode that forces all LEDs on. Next, we will show how to interface an MAX7221 to the AVR and program it using SPI protocol.

MAX7221 pins and connections

The MAX7221 is a 24-pin DIP chip. It can be directly connected to the AVR and control up to eight 7-segment LEDs. A resistor or a potentiometer is the only external component that you need. Next, we will discuss the pins of the MAX7221.

GND

Pin 4 and pin 9 are the ground. Notice that both of the ground pins should be connected to system ground and you cannot leave any of them unconnected.

DIN 1 24 DOUT DIG 0 | 12 23 SEG D DIG 4 **[**]3 22 SEG DP GND **□**4 21**1** SEG E 20 SEG C DIG 6 **□**5 DIG 2 **□**6 19 V+ DIG 3 **[**7 18 ISET DIG 7 **□**8 17 SEG G **П**9 16 SEG B GND DIG 5 **□**10 15 SEG F DIG 1 11 14 SEG A (CS) **1**2 13 CLK

Figure 14. MAX7221

From www.maxim-ic.com

VCC

Pin 19 is the VCC and should be $\,^{\,\,}$ Connected to the +5 V power supply. Notice

that this pin is also the power to drive the 7-segments and the connecting wire to this pin should be able to handle 100–300 mA.

ISET

Pin 18 is ISET and sets the maximum segment current. This pin should be connected to VCC through a resistor. A 10 kilohm resistor can be connected to this pin. If you want to manually control the intensity of the segments' light, you can replace the resistor with a 50K potentiometer. For more details about how to calculate the value of the resistor you can look at the datasheet of the chip.

CS

Pin 12 is the chip select pin and should be connected to the SS pin of the AVR. Serial data is loaded into the chip while CS is low, and the last 16 bits of the serial data are latched on CS's rising edge.

DIN

Pin 1 is the serial data input and should be connected to the MOSI pin of the AVR. On CLK's rising edge, data on this pin is loaded into the internal shift register. Notice that the MAX7221 uses the SPI Mode 0, that is, read on rising edge and change on falling edge as shown in Table 1.

CLK

Pin 13 is the serial clock input and should be connected to the SCK pin of the AVR. On MAX7221 the clock input is inactive when CS is high.

DOUT

Pin 24 is the serial data output and is used to connect more than one MAX7221 to a single SPI bus.

DIGO-DIG7

The DIG pins are the 7-segment selector pins and should be connected to

the 7-segments` common cathode pin. The MAX7221 chip can control up to eight 7-segment LEDs. These eight 7-segment dispalys are designated as DIG0 to DIG7.

SEGA-SEGG and DP

These pins select each segment and should be connected to segments of each 7-segment accordingly. Figure 15 shows the connection for two 7-segments. You can connect up to eight 7-segments to MAX7221.




Figure 15. MAX7221 Connections to the AVR

MAX7221 data packet format

In MAX7221, data packets are 16 bits long (two bytes). You should first make CS low before transmitting; then you transmit two bytes of data and terminate the transmission by making CS high.

The first byte (MSBs) of each packet contains the command control bits, and the second byte is the data to be displayed. See Figure 16. The upper four bits (D15–D12) of the command byte are don't care and the lower four bits (D11–D8) are used to identify the meaning of the data byte to be followed. The second byte (D7–D0) of the two-byte packet is called the data byte and is the actu-




Figure 16. MAX7221 Packet Format

Table 3.	List of	Command	s in	MA	X7221

Command	D15-12	D11	D10	D9	D8	Hex Code
No operation	X	0	0	0	0	X0
Set value of digit 0	X	0	0	0	1	X1
Set value of digit 1	X	0	0	1	0	X2
Set value of digit 2	X	0	0	1	1	X3
Set value of digit 3	X	0	1	0	0	X4
Set value of digit 4	X	0	1	0	1	X5
Set value of digit 5	X	0	1	1	0	X6
Set value of digit 6	X	0	1	1	1	X7
Set value of digit 7	X	1	0	0	0	X8
Set decoding mode	X	1	0	0	1	X9
Set intensity of light	X	1	0	1	0	XA
Set scan limit	X	1	0	1	1	XB
Turn on/ off	X	1	1	0	0	XC
Display test	X	1	1	1	1	XF

Notes: 1) X means do not care.

al data to be displayed or control the 7-segment driver. Table 3 shows the binary and hex values of each command. Next, we will discuss the commands in more detail.

Set value of digit 0- digit 7 (commands X1-X8)

These commands set what is to be displayed on each 7-segment. You can either send a binary number to the chip decoder and let it turn on/off the segments accordingly, or you may decide to turn on/off each segment of the 7-segment by yourself. The first way is useful when you do not want to deal with converting a binary number to 7-segment codes. The second way is useful when you want to show a character or any other thing that is not predefined. For example, if you want to show U, you should use the second way and turn on/off segments yourself. Next, you will see how to enable or bypass the decoder for each 7-segment.

Set decoding mode (command X9)

This command lets you enable or bypass the binary to 7-segment decoding function for each 7-segment. Each bit in the data byte (second byte) is assigned to one digit (7-segment). D0 is assigned to Digit 0, D1 is assigned to Digit 1, and so on. If you want to enable the decoding function for a digit you should set to one the bit assigned to that digit, and if you want to disable the decoding function you should clear the bit for that digit. Figure 17 shows the structure of the set decoding mode command. See Examples 5 and 6.

)on't	Car	е	Co	mma	and b	oits	Data bit of each command							
DIN	х	х	х	х	1	0	0	1	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0

Figure 17. Set Decoding Mode Command Format


²⁾ Digits are designated as 0–7 to drive total of eight 7-segment LEDs.

Example 5

What sequence of bytes should be sent to the MAX7221 in order to enable the decoding function for digit 0 and digit 2, and disable the decoding function for other digits?

Solution:

The first byte should be xxxx 1001 (X9 hex) to execute the "Set decoding mode" command, and the second byte (argument of the command) should be 0000 0101 to enable the decoding function for digit 0 and digit 2.



Example 6

After running Example 5, what sequence of numbers should be sent to the MAX7221 in order to write 5 on digit 2?

Solution:

The first byte should be xxxx 0011 (X3 hex) to execute the "Set value of digit 2" command, and the second byte (argument of the command) should be 0000 0101 (05 hex) to write 5 on digit 2. Notice that the decoding function for digit 2 has been enabled before.

[Don't Care Command 3									Dat	a bits	S			
х	х	х	х	0	0	1	1	0	0	0	0	0	1	0	1

If you want to turn on/off each segment by yourself to display a specific letter on a 7-segment, you should bypass the decoding function and then use the "Set value of digit x" command to turn on/off each bit of a segment. As you see in Figure 18, each bit of the data bits is assigned to a segment of the 7-segment. For example, D0 is assigned to the G segment, D1 is assigned to the F segment, and so on. If you want to turn on a segment, you should write one to its bit, and if you want to turn off a segment, you should write zero to its bit. Figure 18 shows




Figure 18. Bits Assigned to Segments


which bits are assigned to which segments. See Example 7.



After running Example 5, what sequence of numbers should be sent to the MAX7221 in order to write U on digit 1?

Solution:

The decoding function for digit 1 has been disabled before in Example 5, and we have to turn on/off each segment manually. As you see in the figure, segments B, C, D, E, and F should be turned on. To turn on these segments of digit 1, we should send the first byte xxxx 0010 (X2 hex) to execute the "Set value of digit 1"



command and then we should send 0011 1110 (3E hex) to write U on digit 1. Notice that the decoding function for digit 1 has been enabled before. The figure below shows the bits.

_	Don't Care Command 3									Dat	a bit	S				
	х	х	х	х	0	0	1	0	0	0	1	1	1	1	1	0
Ī									DP	Α	В	С	D	Е	F	G

Set Intensity of Light (command XA)

This command sets the light intensity of the segments. The intensity can be any value between 0 and 16 (0F hex). 0 is the minimum value of intensity, and 16 is the maximum value of intensity. Notice that 0 does not mean off but it is the minimum intensity. As we mentioned before, you can also change the light intensity of segments by changing the resistor that connects the ISET pin to VCC.

Set Scan Limit (command XB)

This command sets the number of 7-segments that are connected to the chip. This number can vary from 1 to 8.

Turn On/ Off (command XC)

This command turns the display on or off. 1 (01 hex) turns the display on, while 0 (00 hex) turns off the display. This command is useful when you want to reduce the power consumption of your device.

Display Test (command XF)

This command is used to test the display. If you send 1 (01 hex) after sending the display test command to the chip, it enters display-test mode and turns on all segments. This lets you check to see if all segments work properly. When you want to return to normal operation mode, you should execute the command but send 0 (00 hex) as data to the chip.

MAX7221 programming in the AVR

To program MAX7221 in the AVR you should do the following steps. Notice that step 4 is optional and can be ignored:

- 1. Initialize the SPI to operate in master mode 0.
- 2. Enable or disable decoding mode by executing command 9 (x9 hex).
- 3. Set the scan limit.
- 4. Set the intensity of light (optional).
- 5. Turn on the display.
- 6. Set the value of each digit.

See Programs 1 and 2. Program 1 shows how to display 57 on the 7-segment display of Figure 15 by use of the decoding function. Program 2 shows how to display 2U on the 7-segment of Figure 15 without using the decoding function.

```
.INCLUDE "M32DEF.INC"
.equ MOSI = 5
.equ SCK = 7
.equ SS = 4
     LDI
          R21, HIGH (RAMEND); set the high byte of stack
     OUT
          SPH,R21
                         ;pointer
     LDI
          R21, LOW (RAMEND) ; set the low byte of stack
     OUT
          SPL,R21
                          ;pointer
          R17, (1<<MOSI) | (1<<SCK) | (1<<SS)
     LDI
          DDRB,R17
     OUT
                          ; MOSI, SCK, and SS are output
          R17, (1<<SPE) | (1<<MSTR) | (1<<SPRO) ; enable SPI
     LDI
     OUT
          SPCR,R17
                          ; master mode 0, CLK = fck/16
     LDI
          R17,0x09 ; set decoding mode command
          R18,0b00000011 ; enable decoding for digit 0,1
     LDI
                          ;send CMD and DATA to the chip
     CALL RunCMD
     LDI
          R17,0x0B
                          ;set scan limit command
         R18,0x02
     LDI
                          ;scan two 7-segments
     CALL RunCMD
                          ; send CMD and DATA to the chip
          R17,0x0C
     LDI
                          ;turn on/off command
     LDI
          R18,0x01
                          ; turn on the chip
     CALL RunCMD
                          ; send CMD and DATA to the chip
          R17,0x01
     LDI
                          ;select digit 0
     LDI
          R18,0x07
                          ; display value 7
```

Program 1: Display 57 on 7-Segment LEDs (continued on next page)

```
; send CMD and DATA to the chip
     CALL RunCMD
     LDI
          R17,0x02
                         ;select digit 1
     LDI R18,0x05
                          ; display value 5
                           ; send CMD and DATA to the chip
     CALL RunCMD
    RJMP H
                          ;stop here
; this function sends a command and its argument (data) to SPI
; command should be in R17 and data should be in R18 before
; the function is invoked
RunCMD:
     CBI PORTB,SS ;CS = 0 to start packet
OUT SPDR,R17 ;transmit the command in
                          ;transmit the command in R17
Wait1:
     SBIS SPSR, SPIF
                         ; skip next instruction if IF is set
     RJMP Wait1
                           ; otherwise jump to wait1
     OUT SPDR, R18
                          ;transmit the data in R18
Wait2:
     SBIS SPSR, SPIF ; skip next instruction if IF is set
     RJMP Wait2
                          ;otherwise jump to wait2
     SBI PORTB, SS
                          ;CS = 1 to terminate packet
     RET
                           ;return
```

Program 1: Display 57 on 7-Segment LEDs (continued from previous page)

Program 2 shows how to display 2U on the 7-segments of Figure 15 without using the decoding function.

```
.INCLUDE "M32DEF.INC"
.equ MOSI = 5
.equ SCK = 7
.equ SS = 4
     LDI
          R21, HIGH (RAMEND); set the high byte of stack
     OUT
          SPH, R21 ; pointer
          R21,LOW(RAMEND) ; set the low byte of stack
     LDI
     OUT
          SPL,R21
                   ;pointer
          R17, (1<<MOSI) | (1<<SCK) | (1<<SS)
     LDI
     OUT DDRB,R17
                         ;MOSI, SCK, and SS are output
     LDI R17, (1<<SPE) | (1<<MSTR) | (1<<SPRO); enable SPI
```

Program 2: Display 2U on the 7-Segment LEDs (continued on next page)

```
;master mode 0, CLK = fck/16
    OUT
         SPCR,R17
    LDI
         R17,0x09
                  ;set decoding mode command
    LDI R18,0b00000010 ; enable decoding for digit 1
    CALL RunCMD
                        ; send CMD and DATA to the chip
    LDI R17,0x0B
                       ;set scan limit command
    LDI R18,0x02
                        ;scan two 7-segments
    CALL RunCMD
                        ; send CMD and DATA to the chip
    LDI R17,0\times0C
                      ;turn on/off command
    LDI R18,0x01
                       ;turn on the chip
    CALL RunCMD
                        ; send CMD and DATA to the chip
                   ;select digit 0
    LDI R17,0x01
    LDI R18,0x3E
                       ;display U (see Example 7)
    CALL RunCMD
                       ; send CMD and DATA to the chip
    LDI R17,0x02
                       ;select digit 1
    LDI R18,0x02
CALL RunCMD
                       ;display 2
                        ; send CMD and DATA to the chip
    RJMP H
                        ;stop here
Н:
;-----
; this function sends a command and its argument (data) to SPI
; command should be in R17 and data should be in R18 before
; the function is invoked
;-----
RunCMD:
                      ;CS = 0 to start packet
    CBI PORTB, SS
    OUT SPDR, R17
                        ;transmit the command in R17
Wait1:
    SBIS SPSR, SPIF ; skip next instruction if IF is set RJMP Wait1 ; otherwise jump to wait1
                 transmit the data in R18;
    OUT SPDR, R18
Wait2:
    SBIS SPSR, SPIF
                       ;skip next instruction if IF is set
    RJMP Wait2
                        ;otherwise jump to wait2
    SBI PORTB, SS ;CS = 1 to terminate packet
    RET
                        ;return
```

Program 2: Display 2U on 7-Segment LEDs (continued from previous page)

MAX7221 programming in C

Example 8 and Example 9 are C versions of Programs 1 and 2, respectively.

Example 8 Write an AVR C program to display 57 on the 7-segments of Figure 15. **Solution:** #include <avr/io.h> //standard AVR header #define MOSI 5 #define SCK 7 #define SS 4 void execute(unsigned char cmd , unsigned char data) PORTB &= $\sim (1 << SS)$; //initializing the packet //by pulling SS low //start CMD transmission SPDR = cmd;//wait transfer finish while(!(SPSR & (1<<SPIF)));</pre> //start DATA transmission SPDR = data; while(!(SPSR & (1<<SPIF))); //wait transfer finish PORTB $\mid = (1 << SS);$ //terminate the packet by //pulling SS high } int main (void) DDRB = (1 << MOSI) | (1 << SCK) | (1 << SS); //MOSI and SCK are outputSPCR = (1 << SPE) | (1 << MSTR) | (1 << SPRO); //enable SPI as masterexecute(0x09,0b00000011); //enable decoding for //digits 1,2 execute(0x0B, 0x02); //scan two 7-segments execute(0x0C, 0x01); //turn on the chip execute(0x01,0x07); //display 7 execute(0x02,0x05); //display 5 while(1); return 0;

Example 9

Write an AVR C program to display 2U on the 7-segments of Figure 15.

Solution:

```
#include <avr/io.h>
                                          //standard AVR header
#define MOSI 5
#define SCK 7
#define SS 4
void execute( unsigned char cmd , unsigned char data)
  PORTB &= \sim (1 << SS);
                                           //initializing the packet
                                           //by pulling SS low
  SPDR = cmd;
                                           //start CMD transmission
                                          //wait transfer finish
  while(!(SPSR & (1<<SPIF)));
                                           //start DATA transmission
  SPDR = data;
  while(!(SPSR & (1<<SPIF)));</pre>
                                           //wait transfer finish
  PORTB \mid = (1<<SS);
                                           //terminate the packet by
                                            //pulling SS high
int main (void)
  DDRB = (1 << MOSI) | (1 << SCK) | (1 << SS); //MOSI and SCK are output
  SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0); //enable SPI as master
  \texttt{execute(0x09,0b00000010);} \qquad \textit{//enable decoding for digit 1}
  execute(0x0B,0x02); //scan two 7-segments
execute(0x0C,0x01); //turn on the chip
execute(0x01.0x3E): //display U (see Exam
  execute(0x01,0x3E);
                                    //display U (see Example 7)
  execute(0x02,0x02);
                                    //display 2
  while (1);
  return 0;
}
```

Review Questions

- 1. How many 7-segments can be controlled by MAX7221?
- 2. What would happen if you do not set the scan limit?
- 3. True or False. If you want to show P on a 7-segment you can use the decoding function.
- 4. Which segments should be on to display P on a 7-segment?
- 5. What is the recommended value of the ISET resistor?

SUMMARY

This chapter began by describing the SPI bus connection and protocol. We also discussed the function of each pin of the MAX7221 chip. The MAX7221 can be used to drive up to eight 7-segments. Various features of the MAX7221 were explained, and numerous programming examples were given.

PROBLEMS

SECTION 1: SPI BUS PROTOCOL

- 1. True or false. The SPI bus needs an external clock.
- 2. True or false. The SPI CE is active-LOW.
- 3. True or false. The SPI bus has a single Din pin.
- 4. True or false. The SPI bus has multiple Dout pins.
- 5. True or false. When the SPI device is used as a slave, the SCLK is an input pin.
- 6. True or false. In SPI devices, data is transferred in 8-bit chunks.
- 7. True or false. In SPI devices, each bit of information (data, address) is transferred with a single clock pulse.
- 8. True or false. In SPI devices, the 8-bit data is followed by an 8-bit address.
- 9. In terms of data pins, what is the difference between the SPI and 3-wire connections?
- 10. How does the SPI protocol distinguish between the read and write cycles?

SECTION 2: SPI PROGRAMMING IN AVR

- 11. True or false. The ATmega family does not support SPI.
- 12. How many registers in the AVR are dedicated to SPI?
- 13. How do we set the SPI to operate in master mode 2?
- 14. True or false. The SPI module does not control the SS pin in master mode.
- 15. True or false. The SS pin should be taken low externally in order to enable the SPI module in slave mode.

SECTION 3: MAX7221 INTERFACING AND PROGRAMMING

- 16. The MAX7221 DIP package is a(n) _____-pin package.
- 17. Which pin is assigned as V_{cc} ?
- 18. How much is the maximum current of the V_{cc} pin?
- 19. True or false. The MAX7221 has a pin for controlling the intensity of light of the segments.
- 20. What is the recommended resistor value for light intensity?
- 21. How many 7-segments can be interfaced by a single MAX7221?
- 22. What is the first byte in a 16-bit packet in the MAX7221?
- 23. What is the second byte in a 16-bit packet in the MAX7221?
- 24. True or false. The decoding function should be enabled to write L on a 7-segment.

ANSWERS TO REVIEW QUESTIONS

SECTION 1: SPI BUS PROTOCOL

- 1. True
- 2. True
- 3. False
- 4. False
- 5. In single-byte mode, after each byte, the CE pin must go HIGH before the next cycle. In burst mode, the CE pin stays LOW for the duration of the burst (multibyte) transfer.

SECTION 2: SPI PROGRAMMING IN AVR

- 1. SPSR (SPI Status Register), SPCR (SPI Control Register), and SPDR (SPI Data Register)
- 2. We set the MSTR bit in SPCR to one, clear CPOL to zero, and set CPHA to one.
- 3. We set SPI2X, SPR1, and SPR0 to 0, 1, and 1, respectively.
- 4. False
- 5. Fosc/4

SECTION 3: MAX7221 INTERFACING AND PROGRAMMING

- 1. 8
- 2. The scan limit would be 0 and nothing would be shown on the 7-segment.
- False
- 4. A, B, E, F, G
- 5. 10 kilohms