
Softcore VHDL FPz8

Desenvolvendo um microcontrolador em FPGA

Fábio Pereira

- Técnico em eletrônica, advogado, pósgraduado em projetos de dispositivos eletrônicos
- Autor de 9 livros na área de programação de microcontroladores (8, 16 e 32 bits), sendo 8 em português e 1 em inglês
- Fundador da ScTec, empresa que atuou por 10 anos na área de desenvolvimento em Joinville

Fábio Pereira



Objetivos Primários

- Aprofundar estudos em VHDL e FPGAs
- Estudar a implementação de instruções e operações em CPUs
- Diversão!

Objetivos do Projeto

- Demonstrar a implementação de um core comercial em um FPGA utilizando VHDL (e aprender a fazer isso do zero)
- Desenvolver uma versão softcore de um microcontrolador comercial com in-circuit debugger e com suporte a programação via IDE e compilador de alto nível (C)
- Filosofia SoC

Zilog Z8 Encore

- Microcontrolador eficiente, relativamente rápido e com um sistema de depuração serial facilmente sintetizável
- Arquitetura Harvard de 8 bits sem acumulador e com até 4096 registradores endereçáveis pela CPU (mix de SFRs e GPRs (RAM))

Zilog Z8 Encore

 IDE (ZDS-II) simples, gratuita, pequena (menor que 30Mb), com compilador ANSI C completo e simulador/depurador

Zilog eZ8 - Arquitetura

- Arquitetura Harvard com três espaços de endereçamento: Programa, Registradores e Dados (não implementado em diversos modelos)
- 16 registradores de CPU (R0 a R15) selecionáveis entre 4096 (através do registrador RP)
- Accumulatorless: cada um dos 4096 registradores pode atuar como fonte ou destino de operações


Zilog eZ8 - Arquitetura

- 77 instruções (inclusive operações nativas de 16 bits)
- 6 modos de endereçamento:
 - Registrador (R) (4, 8 ou 12 bits)
 - Registrador Indireto (IR) (8 ou 12 bits)
 - Indexado (X)
 - Direto (DA)
 - Relativo (RA)
 - Imediato (IMM)

Zilog eZ8 - Arquitetura


 Modos de endereçamento envolvendo pares de registradores (para endereços de 12 ou 16 bits ou operandos de 16 bits)

Zilog eZ8 - Instruções



			Lower Nibble (Hex)														
		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
	0	1.2 BRK	SRP IM	2.3 ADD r1,r2	ADD r1,lr2	3.3 ADD R2,R1	3.4 ADD IR2,R1	3.3 ADD R1,IM	3.4 ADD IR1,IM	4.3 ADDX ER2,ER1	4.3 ADDX IM,ER1	2.3/4 DJNZ r1,X	22 JR ∞,X	2.2 LD r1,IM	JP cc,DA	INC r1	1.2 NOP
	1	RLC R1	2.3 RLC IR1	2.3 ADC r1,r2	2.4 ADC r1,lr2	3.3 ADC R2,R1	3.4 ADC IR2,R1	3.3 ADC R1,IM	3.4 ADC IR1,IM	4.3 ADCX ER2,ER1	4.3 ADCX IM,ER1						See 2nd Op Code Map
	2	INC R1	2.3 INC IR1	2.3 SUB r1,r2	2.4 SUB r1,lr2	3.3 SUB R2,R1	3.4 SUB IR2,R1	3.3 SUB R1,IM	3.4 SUB IR1,IM	4.3 SUBX ER2,ER1	4.3 SUBX IM,ER1						1,2 ATM
	3	DEC R1	2.3 DEC IR1	2.3 SBC r1,r2	2.4 SBC r1,lr2	3.3 SBC R2,R1	3.4 SBC IR2,R1	3.3 SBC R1,IM	3.4 SBC IR1,IM	4.3 SBCX ER2,ER1	4.3 SBCX IM,ER1						
	4	2.2 DA R1	2.3 DA IR1	2.3 OR r1,r2	2.4 OR r1,lr2	3.3 OR R2,R1	3.4 OR IR2,R1	3.3 OR R1,IM	3.4 OR IR1,IM	4.3 ORX ER2,ER1	4.3 ORX IM,ER1						
	5	POP R1	POP IR1	2.3 AND r1,r2	2.4 AND r1,lr2	3.3 AND R2,R1	3.4 AND IR2,R1	3.3 AND R1,IM	3.4 AND IR1,IM	4.3 ANDX ER2,ER1	4.3 ANDX IM,ER1						WDT
Upper Nibble (Hex)	6	COM R1	COM IR1	2.3 TCM r1,r2	2.4 TCM r1,lr2	3.3 TCM R2,R1	3.4 TCM IR2,R1	3.3 TCM R1,IM	3.4 TCM IR1,IM	4.3 TCMX ER2,ER1	4.3 TCMX IM,ER1						sTOP
	7	PUSH R2	PUSH IR2	2.3 TM r1,r2	2.4 TM r1,lr2	3.3 TM R2,R1	3.4 TM IR2,R1	3.3 TM R1,IM	3.4 TM IR1,IM	4.3 TMX ER2,ER1	4.3 TMX IM,ER1						1.2 HALT
	8	2.5 DECW RR1	2.6 DECW IR1	2.5 LDE r1,lm2	2.9 LDEI lr1,lr2	3.2 LDX r1,ER2	3.3 LDX Ir1,ER2	3.4 LDX IRR2,R1	3.5 LDX IRR2,IR1	3.4 LDX r1,r2,X	3.4 LDX rr1,r2,X						1.2 DI
	9	2.2 RL R1	2.3 RL IR1	2.5 LDE r2,lrr1	2.9 LDEI lr2,lrr1	3.2 LDX r2,ER1	3.3 LDX Ir2,ER1	3.4 LDX R2,IRR1	3.5 LDX IR2,IRR1	3.3 LEA r1,r2,X	3.5 LEA rr1,rr2,X						1.2 EI
	В	2.5 INCW RR1	2.6 INCW IR1	2.3 CP r1,r2	2.4 CP r1,lr2	3.3 CP R2,R1	3.4 CP IR2,R1	3.3 CP R1,IM	3.4 CP IR1,IM	4.3 CPX ER2,ER1	4.3 CPX IM,ER1						1.4 RET
		2.2 CLR R1	2.3 CLR IR1	2.3 XOR r1,r2	2.4 XOR r1,lr2	3.3 XOR R2,R1	3.4 XOR IR2,R1	3.3 XOR R1,IM	3.4 XOR IR1,IM	4.3 XORX ER2,ER1	4.3 XORX IM,ER1						1.5 IRET
	С	RRC R1	2.3 RRC IR1	2.5 LDC r1,lm2	2.9 LDCI lr1,lrr2	2.3 JP IRR1	2.9 LDC lr1,lrr2		3.3 LD r1,r2,X	3.2 PUSHX ER2							1.2 RCF
	D	SRA R1	2.3 SRA IR1	2.5 LDC r2,lrr1	2.9 LDCI lr2,lr1	2.6 CALL IRR1	2.2 BSWAP R1	3.3 CALL DA	3.4 LD r1,r2,X	9.2 POPX ER1							SCF
	E	RR R1	2.3 RR IR1	2.2 BIT p,b,r1	2.3 LD r1,lr2	3.2 LD R2,R1	3.3 LD IR2,R1	3.2 LD R1,IM	3.3 LD IR1,IM	4.2 LDX ER2,ER1	4.2 LDX IM,ER1						1.2 CCF
	F	2.2 SWAP R1	2.3 SWAP IR1	2.6 TRAP Vector	2.3 LD lr1,r2	2.8 MULT RR1	3.3 LD R2,IR1	3.3 BTJ p,b,r1,X	3.4 BTJ p,b,lr1,X			V	\	V	V	V	

Zilog eZ8 - Instruções



Zilog eZ8 – Mapa de Memória

0x0000	Option
0x0002	Reset vector
0x0004	WDT vector
0x0006	Illegal vector
0x0008 a 0x0037	Interrupt vectors
0x0038 a 0xFFFF	Program memory area

Memória de Programa

Zilog eZ8 – Mapa de Memória

User 0x000 a 0xEFF registers 0xF00 a **Special Function** 0xFFF Registers

Registradores

Zilog eZ8 – Mapa de Memória

0x000 a 0xEFF

User registers

0xF00 a 0xFFF


Special Function Registers

Table 7, Z8 Encore	! XP F64xx Series Registe	r File Address	Map (Continue	ed)
Address (Hex) Register Desc		Mnemonic	Reset (Hex)	Page
GPIO Port H	•			
FEC Port H Address		PHADDR	00	40
FED Port H Control		PHCTL	00	41
FEE Port H Input Da	ıta	PHIN	XX	46
FEF Port H Output [PHOUT	00	46
Watchdog Timer				_
FF0 Watchdog Time	er Control	WDTCTL	XXX00000b	83
FF1 Watchdog Time	er Reload Upper Byte	WDTU	FF	85
FF2 Watchdog Time	er Reload High Byte	WDTH	FF	85
FF3 Watchdog Time	er Reload Low Byte	WDTL	FF	85
FF4-FF7 Reserved		_	XX	
Flash Memory Controller				
FF8 Flash Control		FCTL	00	<u>175</u>
FF8 Flash Status		FSTAT	00	<u>177</u>
FF9 Page Select		FPS	00	<u>177</u>
FF9 (if Flash Sector P	rotect	FPROT	00	<u>178</u>
enabled)				
FFA Flash Program	ming Frequency High Byte	FFREQH	00	<u>179</u>
FFB Flash Program	ming Frequency Low Byte	FFREQL	00	179
eZ8 CPU				
FFC Flags		_	XX	Refer to the
FFD Register Pointe	r	RP	XX	eZ8 CPU
FFE Stack Pointer H	ligh Byte	SPH	XX	 Core User Manual
FFF Stack Pointer L	ow Byte	SPL	XX	(UM0128)
Note: XX = Undefined.				

Registradores

- Softcore compatível com CPUs Z8 Encore (apenas algumas funcionalidades desnecessárias foram deixadas de fora, em especial as instruções LDE, LDEI e WDT)
- CPI não é igual ao do eZ8 original
- Sistema de interrupção com 8 vetores e prioridade configurável

- 16Kb de memória de programa, 2Kb de RAM (configurável de acordo com os recursos internos do FPGA)
- On-Chip Debugger compatível com o OCD da Zilog
- Interface externa modular para periféricos (portas de E/S, timers, UART, etc)



FPz8 - Barramentos

- IAB Instruction Address Bus
- IWDB Instruction Write Data Bus
- IDB Instruction Data Bus
- FRAB File Register Address Bus
- FRODB File Register Output Data Bus
- FRIDB File Register Input Data Bus
- RODB Register Output Data Bus
- RIDB Register Input Data Bus

	0	1	2	3	4	5	6	7	8	9	Α	В	C	D	E	
0	1.2 BRK	2.2 SRP	2.3 ADD	2.4 ADD	3.3 ADD	3.4 ADD	3.3 ADD	3.4 ADD	4.3 ADDX	4.3 ADDX	2.3 DJNZ	2.2 JR	2.2 LD	3.2 JP	1.2 INC	N
U	DKK	JM_	r1,r2	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1	IM,ER1	r1,X	cc,X	r1,IM	cc,DA	r1	1
	2.2	2.3	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3	1	1		1	1	Se
1	RLC R1	RLC IR1	ADC r1,r2	ADC r1,lr2	ADC R2,R1	ADC IR2,R1	ADC R1,IM	ADC IR1,IM	ADCX ER2,ER1	ADCX IM,ER1						O
	2.2	2.3	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3						F
2	INC R1	INC IR1	SUB r1.r2	SUB r1.lr2	SUB R2.R1	SUB IR2.R1	SUB R1.IM	SUB IR1.IM	SUBX ER2.ER1	SUBX IM.ER1						F
	2.2	2.3	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3						-
3	DEC	DEC	SBC	SBC	SBC	SBC	SBC	SBC	SBCX	SBCX						
	R1 2.2	IR1 2.3	r1,r2 2.3	r1,lr2	R2,R1	IR2,R1	R1,IM 3.3	IR1,IM 3.4	ER2,ER1 4.3	IM,ER1 4.3						-
4	DA	DA	OR	OR	OR	OR	OR	OR	ORX	ORX						
	R1 2.2	IR1 2.3	r1,r2 2.3	r1,lr2	R2,R1	IR2,R1	R1,IM 3.3	IR1,IM 3.4	ER2,ER1 4.3	IM,ER1 4.3						-
5	POP	POP	AND	AND	AND	AND	AND	AND	ANDX	ANDX						٧
1003	R1	IR1	r1,r2	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1	IM,ER1						_
6	COM	2.3 COM	2.3 TCM	Z.4 TCM	3.3 TCM	3.4 TCM	3.3 TCM	3.4 TCM	4.3 TCMX	4.3 TCMX						S
	R1	IR1	r1,r2	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1	IM,ER1						
7	2.2 PUSH	2.3 PUSH	2.3 TM	2.4 TM	3.3 TM	3.4 TM	3.3 TM	3.4 TM	4.3 TMX	4.3 TMX						н
,	R2	IR2	r1,r2	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1							
0	2.5 DECW	2.6 DECW	2.5 LDE	2.9 LDEI	3.2 LDX	3.3 LDX	3.4 LDX	3.5 LDX	3.4 LDX	3.4 LDX						
8	RR1	IRR1	r1,Irr2	Ir1,Irr2	r1,ER2	Ir1,ER2	IRR2,R1	IRR2,IR1		rr1,r2,X						
	2.2	2.3	2.5	2.9	3.2	3.3	3.4	3.5	3.3	3.5						
9	RL R1	RL IR1	r2,lrr1	Ir2,Irr1	r2,ER1	LDX Ir2,ER1	LDX R2,IRR1	LDX IR2,IRR1	r1,r2,X	rr1,rr2,X						
-	2.5	2.6	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3						
Α	INCW RR1	INCW IRR1	CP r1,r2	CP r1,lr2	CP R2,R1	CP IR2,R1	CP R1,IM	CP IR1,IM	CPX ER2,ER1	CPX IM,ER1						F
	2.2	2.3	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3						
В	CLR R1	CLR IR1	XOR _r1,r2	XOR r1,lr2	XOR R2,R1	XOR IR2,R1	XOR R1,IM	XOR IR1,IM	XORX ER2,ER1							II
	2.2	2.3	2.5	2.9	2.3	2.9	IXT,IIVI	3.4	3.2	INI,EIVI						H
С	RRC	RRC	LDC	LDCI	JP	LDC		LD	PUSHX							F
	R1	IR1 2.3	r1,lrr2 2.5	Ir1,Irr2 2.9	IRR1 2.6	Ir1,Irr2 2.2	3.3	r1,r2,X 3.4	3.2							-
D	SRA	SRA	LDC	LDCI	CALL	BSWAP	CALL	LD	POPX							5
	R1	IR1 2.3	r2,lrr1	1r2,1rr1 2.3	IRR1 3.2	R1 3.3	DA 3.2	r2,r1,X 3.3	ER1 4.2	4.2						-
_	RR	RR	BIT	LD	LD	LD	LD	LD	LDX	LDX						0
Е		IR1	p,b,r1	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1	IM,ER1				1	1	1

FPz8 - Design

- Instruction Queue (8 bytes)
- Decoder
- Interrupt Control
- Debugger

FPz8 – Instruction Queue

- Armazena até 8 bytes de opcodes lidos da memória de programa
- Dois ponteiros:
 - Escrita: controlado pela FSM de busca de opcodes
 - Leitura: controlado pelo decodificador de instruções
- Flush: instruções de desvio esvaziam a queue
- Stall: decodificador aguarda até que todos os bytes da instrução estejam disponíveis

FPz8 – Instruction Queue

```
-- start of instruction queue FSM
if (CAN FETCH='1') then
    if (IQUEUE.FETCH STATE=F ADDR) then
        FETCH ADDR := PC;
        IAB <= PC;
        IQUEUE.WRPOS := 0;
        IQUEUE.RDPOS := 0;
        IQUEUE.CNT := 0;
        IQUEUE.FETCH_STATE := F_READ;
    else
        if (IQUEUE.FULL='0') then
            IQUEUE.QUEUE(IQUEUE.WRPOS) := IDB;
            FETCH ADDR := FETCH ADDR + 1;
            IAB <= FETCH ADDR;
            IQUEUE.WRPOS := IQUEUE.WRPOS + 1;
            IQUEUE.CNT := IQUEUE.CNT + 1;
        end if:
    end if:
if (IQUEUE.CNT=7) then IQUEUE.FULL:='1'; else IQUEUE.FULL:='0';
end if:
-- end of instruction queue FSM
```

```
-- CPU state machine
type Tcpu state is (
   CPU DECOD,
    CPU INDRR,
                                   -- indirect rr mode
    CPU MUL, CPU MUL1, CPU MUL2,
                                   -- MUL instruction
    CPU XADTOM,
                                   -- address with offset to memory
   CPU MTOXAD, CPU MTOXAD2,
                                   -- memory to address with offset
    CPU XRTOM,
                                   -- register with offset to memory
    CPU XRRTORR, CPU XRRTORR2,
                                   -- register pair with offset to register pair
    CPU XRRTORR3, CPU XRRTORR4,
    CPU IMTOIRR, CPU MTOIRR,
                                   -- indirect and direct to indirect register pair addressing mode
    CPU IRRS, CPU IRRS2,
                                   -- indirect register pair as source
    CPU XRRD, CPU XRRD2, CPU XRRD3, -- indexed rr pair as destination
    CPU XRRS, CPU XRRS2, CPU XRRS3, -- indexed rr pair as source
    CPU IND1, CPU IND2,
                                   -- indirect memory access
    CPU ISMD1,
                                   -- indirect source to memory destination
    CPU TMA,
                                   -- Two memory access instructions (register to/with register)
    CPU OMA,
                                   -- One memory access instructions (immediate to/with register)
    CPU OMA2,
                                   -- One memory access instructions (immediate to/with register) logic unit related
    CPU DMAB,
                                   -- Decrement address bus (for word access)
    CPU LDW, CPU LDW2, CPU LDW3,
                                   -- load word instruction
   CPU LDW4, CPU LDW5,
    CPU LDPTOIM, CPU LDPTOIM2, -- load program to indirect memory
    CPU LDPTOM, CPU LDPTOM2,
                                   -- load program to memory
    CPU LDPTOM3, CPU LDPTOM4,
    CPU LDMTOP, CPU LDMTOP2,
                                   -- load memory to program
    CPU BIT,
                                   -- BIT instruction
    CPU IBTJ, CPU BTJ,
                                   -- BTJ instruction
    CPU DJNZ,
                                   -- DJNZ instruction
   CPU_INDJUMP, CPU_INDJUMP2, -- indirect JP
    CPU TRAP, CPU TRAP2,
                                   -- TRAP instruction
    CPU INDSTACK, CPU INDSTACK2,
                                   -- indirect stacking
    CPU STACK, CPU STACK1,
                                   -- stacking operations
    CPU STACK2, CPU STACK3,
    CPU UNSTACK, CPU UNSTACK2, -- unstacking operations
    CPU UNSTACK3,
    CPU STORE,
                                   -- store results, no change to the flags
    CPU VECTOR, CPU VECTOR2,
                                   -- vectoring stages
    CPU RESET,
                                   -- reset state
    CPU ILLEGAL
                                   -- illegal state
```

DATAWRITE

```
-- DATAWRITE controls where data to be written actually goes (an internal register, an external register (through register data bus) or RAM)
procedure DATAWRITE
    ( ADDRESS : in std logic vector(11 downto 0);
             : in std logic vector(7 downto 0)) is
■begin
    if (ADDRESS>=x"F00") then
                                              ----- it is a SFR address
       if (ADDRESS=x"FFC") then
           CPU FLAGS.C := DATA(7);
           CPU FLAGS.Z := DATA(6);
           CPU FLAGS.S := DATA(5);
           CPU FLAGS.V := DATA(4);
           CPU FLAGS.D := DATA(3);
           CPU FLAGS.H := DATA(2);
           CPU FLAGS.F2 := DATA(1);
           CPU FLAGS.F1 := DATA(0);
       elsif (ADDRESS=x"FFD") then RP := DATA; ------ RP register
       elsif (ADDRESS=x"FFE") then SP(11 downto 8) := DATA(3 downto 0); ------ SPH register
       elsif (ADDRESS=x"FFF") then SP(7 downto 0) := DATA; ------ SPL register
       elsif (ADDRESS=x"FF8") then ----- FCTL register
           if (DATA=x"73") then FCTL:=x"01";
           elsif (DATA=x"8C" and FCTL=x"01") then FCTL:=x"03";
           elsif (DATA=x"95") then FCTL:=x"04";
           else FCTL:=x"00";
           end if:
       elsif (ADDRESS=x"FCO") then IRQO := DATA; ------ IRQO register
       elsif (ADDRESS=x"FC1") then IRQOENH := DATA;
                                              ----- IRQOENH register
       elsif (ADDRESS=x"FC2") then IRQUENL := DATA;
                                              ----- IRQOENL register
       elsif (ADDRESS=x"FCF") then IRQE := DATA(7);
                                              ----- IROCTL register
elsif (ADDRESS=x"FD3") then ------ PAOUT register
           PAOUT <= DATA;
           PAOUT BUFFER := DATA;
       else -- if it is not an internal SFR but ADDRESS>=0xF00 then it is an external register
           REG SEL <= '1'; -- enable external register select
           RODB <= DATA; -- output data on register output data bus
       end if:
    else -- if ADDRESS < 0xF00 then it is a RAM register
       MEM SEL <= '1'; -- enable external memory select
       FRODB <= DATA; -- output data on file register output data bus
    end if:
 end datawrite;
```

DATAREAD

```
-- DATAREAD controls where the data to be read actually comes from (an internal register, an external register (through register data bus) or RAM)
impure function DATAREAD
     (ADDRESS
               : in std logic vector(11 downto 0))
    return std logic vector is
begin
    if (ADDRESS>=x"F00") then
                             ----- it is a SFR address
                               ----- FLAGS register
        if (ADDRESS=x"FFC") then
           return (CPU FLAGS.C, CPU FLAGS.Z, CPU FLAGS.S, CPU FLAGS.V, CPU FLAGS.D, CPU FLAGS.H, CPU FLAGS.F2, CPU FLAGS.F1);
        elsif (ADDRESS=x"FFD") then return RP; ----- RP register
        elsif (ADDRESS=x"FFE") then ------ SPH register
           return "0000" & SP(11 downto 8);
        elsif (ADDRESS=x"FFF") then return SP(7 downto 0); ----- SPL register
        elsif (ADDRESS=x"FF8") then return FCTL; ------ FCTL register
        elsif (ADDRESS=x"FCO") then return IRQO; ------ IRQO register
        elsif (ADDRESS=x"FC1") then return IRQOENH; ----- IRQOENH register
        elsif (ADDRESS=x"FC2") then return IRQUENL; ----- IRQUENL register
        elsif (ADDRESS=x"FCF") then return IRQE&"00000000"; ----- IRQCTL register
        elsif (ADDRESS=x"FD2") then return PAIN; ------ PAIN register
        elsif (ADDRESS=x"FD3") then return PAOUT BUFFER; ------ PAOUT register
           REG SEL <= '1';
           return RIDB:
        end if:
        MEM SEL <= '1';
        return FRIDB;
    end if:
 end DATAREAD:
```

CONDITIONCODE

```
-- CONDITIONCODE returns the result of a logical condition (for conditional jumps)
function CONDITIONCODE
         CONDITION : in std logic vector(3 downto 0)) return STD LOGIC is
■begin
      case CONDITION is
          when x"0" =>
              return '0';
          when x''1'' \Rightarrow
              return CPU_FLAGS.S xor CPU_FLAGS.V;
          when x"2" \Rightarrow
              return CPU_FLAGS.Z or (CPU_FLAGS.S xor CPU_FLAGS.V);
          when x"3" =>
              return CPU FLAGS.C or CPU FLAGS.Z;
          when x^{n}4^{n} =>
              return CPU FLAGS.V;
          when x''5'' \Rightarrow
              return CPU FLAGS.S;
          when x''6'' =>
              return CPU FLAGS.Z;
          when x''7'' \Rightarrow
              return CPU FLAGS.C;
          when x"8" =>
              return '1':
          when x"9" \Rightarrow
              return NOT (CPU FLAGS.S xor CPU FLAGS.V);
          when x''A'' =>
              return NOT (CPU_FLAGS.Z or (CPU_FLAGS.S xor CPU FLAGS.V));
          when x''B'' \Rightarrow
              return (NOT CPU FLAGS.C) AND (NOT CPU FLAGS.Z);
          when x''C'' =>
              return NOT CPU FLAGS.V;
          when x''D'' \Rightarrow
              return NOT CPU FLAGS.S;
          when x''E'' =>
              return NOT CPU_FLAGS.Z;
          when others =>
              return NOT CPU FLAGS.C;
      end case:
 end CONDITIONCODE;
```

ADDRESSER12 / ADDRESSER8 / ADDRESSER4

```
-- ADDRESSER12 generates a 12-bit address (it decides when to use escaped addressing mode)
function ADDRESSER12
         ADDR
                 : in std logic vector(11 downto 0)) return std logic vector is
begin
    if (ADDR(11 downto 4)=x"EE") then -- escaped addressing mode (work register)
        return RP(3 downto 0) & RP(7 downto 4) & ADDR(3 downto 0);
   elsif (ADDR(11 downto 8)=x"E") then -- escaped addressing mode (register)
         return RP(3 downto 0) & ADDR(7 downto 0);
    else return ADDR:
                                           -- full address
     end if:
 end ADDRESSER12:
 -- ADDRESSER8 generates a 12-bit address from an 8-bit address (it decides when to use escaped addressing mode)
function ADDRESSER8
         ADDR
                 : in std logic vector (7 downto 0)) return std logic vector is
begin
    if (ADDR(7 downto 4)=x"E") then -- escaped addressing mode (register)
         return RP(3 downto 0) & RP(7 downto 4) & ADDR(3 downto 0);
     else return RP(3 downto 0) & ADDR(7 downto 0); -- full address
     end if:
 end ADDRESSER8:
 -- ADDRESSER4 generates a 12-bit address from a 4-bit address (using RP register)
function ADDRESSER4
        ADDR : in std logic vector(3 downto 0)) return std logic vector is
begin
     return RP(3 downto 0) & RP(7 downto 4) & ADDR;
 end ADDRESSER4;
```

ALU

```
-- ALU is the arithmetic and logic unit, it receives two 8-bit operands along with a 4-bit operation code
function ALU
    ( ALU OP : in std logic vector(3 downto 0);
         OPER1 : in std logic vector (7 downto 0);
         OPER2 : in std logic vector(7 downto 0);
         CIN : in STD LOGIC) return std logic vector is
 variable RESULT : std logic vector(7 downto 0);
 variable HALF1, HALF2 : std logic vector (4 downto 0);
begin
     ALU NOUPDATE := '0';
    case ALU OP is
         when ALU ADD =>
                           -- ADD operation *******************************
             HALF1 := ('0'&OPER1(3 downto 0))+('0'&OPER2(3 downto 0));
            ALU FLAGS.H := HALF1(4);
            HALF2 := ('0'&OPER1(7 downto 4))+('0'&OPER2(7 downto 4))+HALF1(4);
            RESULT := HALF2(3 downto 0) & HALF1(3 downto 0);
            ALU FLAGS.C := HALF2(4):
            if (OPER1(7) = OPER2(7)) then
                if (OPER1(7)/=RESULT(7)) then ALU FLAGS.V :='1'; else ALU FLAGS.V :='0';
                end if:
            else ALU FLAGS.V:='0';
            end if:
         when ALU ADC =>
                         -- ADC operation ****************************
            HALF1 := ('0'&OPER1(3 downto 0))+('0'&OPER2(3 downto 0)+(CIN));
             ALU FLAGS.H := HALF1(4);
            HALF2 := ('0'&OPER1(7 downto 4))+('0'&OPER2(7 downto 4))+HALF1(4);
            RESULT := HALF2(3 downto 0) & HALF1(3 downto 0);
            ALU FLAGS.C := HALF2(4);
            if (OPER1(7) = OPER2(7)) then
                if (OPER1(7)/=RESULT(7)) then ALU FLAGS.V :='1'; else ALU FLAGS.V :='0';
            else ALU FLAGS.V:='0';
            end if:
                           when ALU SUB =>
            HALF1 := ('0'&OPER1(3 downto 0))-('0'&(OPER2(3 downto 0)));
            ALU FLAGS.H := (HALF1(4));
            HALF2 := ('0'&OPER1(7 downto 4))-('0'&(OPER2(7 downto 4)))-HALF1(4);
            RESULT := HALF2(3 downto 0) & HALF1(3 downto 0);
            ALU FLAGS.C := (HALF2(4));
            if (OPER1(7)/=OPER2(7)) then
                if (OPER1(7)=RESULT(7)) then ALU FLAGS.V :='1'; else ALU FLAGS.V :='0';
                end if:
            else ALU FLAGS.V:='0';
                         -- SBC operation ********************************
            HALF1 := ('0'sOPER1(3 downto 0))-('0's(OPER2(3 downto 0)))-CIN;
             ALU FLAGS.H := (HALF1(4));
             HALF2 := ('0'&OPER1(7 downto 4))-('0'&(OPER2(7 downto 4)))-HALF1(4);
             RESULT := HALF2 (3 downto 0) & HALF1 (3 downto 0);
             ALU FLAGS.C := (HALF2(4));
```

ALU

```
HALF1 := ('0'&OPER1(3 downto 0))-('0'&(OPER2(3 downto 0)));
        ALU FLAGS.H := (HALF1(4));
        HALF2 := ('0'&OPER1(7 downto 4))-('0'&(OPER2(7 downto 4)))-HALF1(4);
        RESULT := HALF2(3 downto 0) & HALF1(3 downto 0);
        ALU FLAGS.C := (HALF2(4));
        if (OPER1(7)/=OPER2(7)) then
          if (OPER1(7)=RESULT(7)) then ALU_FLAGS.V :='1'; else ALU_FLAGS.V :='0';
          end if:
        else ALU FLAGS.V:='0';
        end if:
        ALU NOUPDATE := '1';
     RESULT := OPER1 xor OPER2;
     RESULT := OPER2 (0) &OPER2 (1) &OPER2 (2) &OPER2 (3) &OPER2 (4) &OPER2 (5) &OPER2 (6) &OPER2 (7);
     RESULT := OPER2;
  if (RESULT(7 downto 0)=x"00") then ALU FLAGS.Z := '1'; else ALU FLAGS.Z := '0';
  ALU FLAGS.S := RESULT(7);
  return RESULT(7 downto 0);
end ALU:
```

LU2

```
-- LU2 is the second logic unit, it performs mostly logical operations not covered by the ALU
function LU2
    ( LU2 OP : in std logic vector(3 downto 0);
        OPER : in std logic vector(7 downto 0);
            : in std logic;
            : in std logic:
        CIN : in std logic) return std logic vector is
variable RESULT : std logic vector(7 downto 0);
begin
    case LU2 OP is
                       -- RLC operation **********************************
        when LU2 RLC =>
           ALU FLAGS.C := OPER(7);
           RESULT := OPER(6) &OPER(5) &OPER(4) &OPER(3) &OPER(2) &OPER(1) &OPER(0) &CIN;
                       -- INC operation **********************************
        when LU2 INC =>
           RESULT := OPER+1;
           if (RESULT=x"00") then ALU FLAGS.C:='1'; else ALU FLAGS.C:='0';
                       -- DEC operation ********************************
        when LU2 DEC =>
           RESULT := OPER-1;
           if (RESULT=x"FF") then ALU_FLAGS.C:='1'; else ALU_FLAGS.C:='0';
                       when LU2 DA =>
           if (DIN='0') then -- decimal adjust following an add operation
               if (OPER(3 downto 0)>x"9" or HIN='1') then
                  RESULT := ALU(ALU ADD, OPER, x"06", '0');
               else RESULT := OPER;
               if (RESULT(7 downto 4)>x"9" or ALU FLAGS.C='1') then
                  RESULT := ALU(ALU_ADD,RESULT,x"60",'0');
           else
                 ------ decimal adjust following a sub operation
           end if:
                         -- COM operation *******************
        when LU2 COM =>
           RESULT := NOT OPER;
        when LU2 RL =>
                      -- RL operation *****************************
           ALU FLAGS.C := OPER(7);
           RESULT := OPER(6) &OPER(5) &OPER(4) &OPER(3) &OPER(2) &OPER(1) &OPER(0) &ALU FLAGS.C;
        when LU2 SRL =>
                       -- SRL operation *******************************
           ALU FLAGS.C := OPER(0);
           RESULT := '0' &OPER(7) &OPER(6) &OPER(5) &OPER(4) &OPER(3) &OPER(2) &OPER(1);
        ALU FLAGS.C := OPER(0);
           RESULT := CINCOPER(7) COPER(6) COPER(5) COPER(4) COPER(3) COPER(2) COPER(1);
```

ADDER16

```
-- ADDER16 adds a signed 8-bit offset to a 16-bit address

function ADDER16

( ADDR16 : in std_logic_vector(15 downto 0);
    OFFSET : in std_logic_vector(7 downto 0)) return std_logic_vector is

begin

if (OFFSET(7)='0') then return ADDR16 + (x"00" & OFFSET);
    else return ADDR16 + (x"FF" & OFFSET);
    end if;
end ADDER16;
```

```
when CPU DECOD =>
   TEMP OP := ALU LD;
                                  -- default ALU operation is load
   LU INSTRUCTION := '0';
                                   -- default is ALU operation (instead of LU2)
   INT FLAG := 'O';
                                   -- reset temporary interrupt flag
   WORD DATA := 'O';
                                   -- default is 8-bit operation
   INTVECT := x"00";
                                   -- default vector is 0x00
   NUM BYTES := 0;
                                   -- default instruction length is 0 bytes
   -- start of debugger command processor
   case DBG CMD is
   -- end of debugger command processor
   if (ATM COUNTER/=3) then ATM COUNTER := ATM COUNTER+1;
   if (STOP='0' and HALT='0') then
       if (OCDCR.DBGMODE='0' or (OCDCR.DBGMODE='1' and OCD.SINGLESTEP='1')) then
```

```
if (ATM COUNTER/=3) then ATM COUNTER := ATM COUNTER+1;
if (STOP='0' and HALT='0') then
   if (OCDCR.DBGMODE='0' or (OCDCR.DBGMODE='1' and OCD.SINGLESTEP='1')) then
       if (IQUEUE.CNT>=5) then -- 5-byte instructions
       if (IQUEUE.CNT>=4) then -- 4-byte instructions
       if (IQUEUE.CNT>=3) then -- 3-byte instructions
       if (IQUEUE.CNT>=2) then -- 2-byte instructions
       if (IQUEUE.CNT>=1) then -- 1-byte instructions
   end if; -- if DBGMODE=0...
end if; -- if not stopped or halted
PC := PC + NUM BYTES;
                                      -- update PC after instruction
IQUEUE.RDPOS := IQUEUE.RDPOS + NUM BYTES; -- update QUEUE read pointer
IQUEUE.CNT := IQUEUE.CNT - NUM BYTES;
                                      -- update QUEUE available bytes
if (OCD.SINGLESTEP='1') then
                                                                       -- if we are stepping instructions
   if (NUM BYTES/=0 or IQUEUE.FETCH STATE=F ADDR) then OCD.SINGLESTEP:='0'; -- if a instruction was decoded, reset step flag
   end if:
end if:
```

```
if (IQUEUE.CNT>=2) then -- 2-byte instructions
  if (IQUEUE.QUEUE(IQUEUE.RDPOS) (3 downto 0)=x"C") then ------- LD r,IMM instruction
     FRAB <= ADDRESSER4(IQUEUE.QUEUE(IQUEUE.RDPOS)(7 downto 4));
     DATAWRITE (ADDRESSER4 (IQUEUE.QUEUE (IQUEUE.RDPOS) (7 downto 4)), IQUEUE.QUEUE (IQUEUE.RDPOS+1));
     NUM BYTES := 2;
     CPU STATE := CPU STORE;
  if (CONDITIONCODE(IQUEUE.QUEUE(IQUEUE.RDPOS) (7 downto 4))='1') then
        PC := ADDER16(PC, IQUEUE.QUEUE(IQUEUE.RDPOS+1));
        IQUEUE.FETCH STATE := F ADDR;
     else
        IQUEUE.RDPOS := IQUEUE.RDPOS + 2;
        IQUEUE.CNT := IQUEUE.CNT - 2;
     end if:
     CPU STATE := CPU DECOD;
  FRAB <= ADDRESSER4(IQUEUE.QUEUE(IQUEUE.RDPOS)(7 downto 4));
     PC := PC + 2:
     DEST ADDR16 := ADDER16(PC, IQUEUE.QUEUE(IQUEUE.RDPOS+1));
     IQUEUE.RDPOS := IQUEUE.RDPOS + 2;
     IOUEUE.CNT := IOUEUE.CNT - 2;
     IQUEUE.FETCH STATE := F ADDR;
     CPU STATE := CPU DJNZ;
  case IQUEUE.QUEUE(IQUEUE.RDPOS) (7 downto 4) is
        when x"8" => ----- LDEI Ir1, Irr2 instruction
                  ----- LDEI Ir2.Irr1 instruction
        when x''9'' =>
                  -----LDCI Ir1,Irr2 instruction
        when x"C" =>
           RESULT(3 downto 0) := IQUEUE.QUEUE(IQUEUE.RDPOS+1)(3 downto 0);
           FRAB <= ADDRESSER4(IQUEUE.QUEUE(IQUEUE.RDPOS+1)(7 downto 4));
           NUM BYTES := 2;
           CAN FETCH := '0';
           LU INSTRUCTION := '0'; -- indicates it is a read from program memory
           WORD DATA := '1';
                          -- indicates it is a LDCI instruction
           CPU STATE := CPU LDPTOIM;
        when x"D" => ----- LDCI Ir2, Irr1 instruction
           RESULT(3 downto 0) := IQUEUE.QUEUE(IQUEUE.RDPOS+1)(3 downto 0);
           FRAB <= ADDRESSER4(IQUEUE.QUEUE(IQUEUE.RDPOS+1)(7 downto 4));
           NUM BYTES := 2;
           CAN FETCH := 'O';
           LU INSTRUCTION := '1'; -- indicates it is a write onto program memory
           WORD DATA := '1'; -- indicates it is a LDCI instruction
           CPU STATE := CPU LDPTOIM:
```

```
if (IQUEUE.CNT>=3) then -- 3-byte instructions
   if (CONDITIONCODE(IQUEUE.QUEUE(IQUEUE.RDPOS)(7 downto 4))='1') then
         PC := IQUEUE.QUEUE(IQUEUE.RDPOS+1) & IQUEUE.QUEUE(IQUEUE.RDPOS+2);
         IQUEUE.FETCH STATE := F ADDR;
      else
         NUM BYTES := 3;
      end if:
   elsif (IQUEUE.QUEUE(IQUEUE.RDPOS)(3 downto 0)=x"9") then
      if (IQUEUE.QUEUE(IQUEUE.RDPOS) (7 downto 4) = x"8") then ------ LDX rr1,r2,X instruction
         FRAB <= ADDRESSER4(IQUEUE.QUEUE(IQUEUE.RDPOS+1)(3 downto 0));
                                                                                  -- source address
                                                                                 -- dest address
         DEST ADDR := ADDRESSER4(IQUEUE.QUEUE(IQUEUE.RDPOS+1)(7 downto 4));
         RESULT := IQUEUE.QUEUE(IQUEUE.RDPOS+2);
                                                                                 -- RESULT = offset (X)
         NUM BYTES := 3;
         CPU STATE := CPU XRRD;
      elsif (TQUEUE.QUEUE(IQUEUE.RDPOS) (7 downto 4) = x"9") then ------------------- LEA rr1,rr2,X instruction
         FRAB <= ADDRESSER4(IQUEUE.QUEUE(IQUEUE.RDPOS+1)(3 downto 0));
                                                                                  -- source address
         DEST ADDR := ADDRESSER4(IQUEUE.QUEUE(IQUEUE.RDPOS+1)(7 downto 4));
                                                                                 -- dest address
         RESULT := IQUEUE.QUEUE(IQUEUE.RDPOS+2);
         NUM BYTES := 3;
         CPU STATE := CPU XRRTORR:
   if (IQUEUE.QUEUE(IQUEUE.RDPOS) (7 downto 4) = x"8") then ------- LDX r1,rr2,X instruction
         FRAB <= ADDRESSER4(IQUEUE.QUEUE(IQUEUE.RDPOS+1)(3 downto 0));
                                                                                  -- source address
         DEST ADDR := ADDRESSER4(IQUEUE.QUEUE(IQUEUE.RDPOS+1)(7 downto 4));
                                                                                 -- dest address
         RESULT := IQUEUE.QUEUE(IQUEUE.RDPOS+2);
                                                                                  -- RESULT = offset (X)
         NUM BYTES := 3;
         CPU STATE := CPU XRRS;
      elsif (IQUEUE.QUEUE(IQUEUE.RDPOS) (7 downto 4) = x"9") then
                                                        ----- LEA r1,r2,X instruction
         FRAB <= ADDRESSER4(IQUEUE.QUEUE(IQUEUE.RDPOS+1)(3 downto 0));
                                                                                 -- source address
         DEST ADDR := ADDRESSER4(IQUEUE.QUEUE(IQUEUE.RDPOS+1)(7 downto 4));
                                                                                 -- dest address
         RESULT := IQUEUE.QUEUE(IQUEUE.RDPOS+2);
         NUM BYTES := 3;
         CPU STATE := CPU XRTOM;
      elsif (IQUEUE.QUEUE(IQUEUE.RDPOS) (7 downto 4) = x"C") then
         FRAB <= ADDRESSER12 (IQUEUE.QUEUE (IQUEUE.RDPOS+1) & IQUEUE (IQUEUE (IQUEUE.RDPOS+2) (7 downto 4));
         DEST ADDR := SP;
         NUM BYTES := 3;
         CPU STATE := CPU TMA:
```

LD r1,IM

Carrega um valor constante de 8 bits no registrador r1

Tamanho: 2 bytes

Ciclos: 2

LD r1,IM

ADD R2,R1

Adiciona o conteúdo de R1 ao conteúdo de R2 (resultado em R2)

Tamanho: 3 bytes

Ciclos: 3

ADD R2,R1

```
if (IQUEUE.CNT>=3) then -- 3-byte instructions
   if (IQUEUE.QUEUE(IQUEUE.RDPOS)(3 downto 0)=x"D") then ------
                                                                     ----- JP cc,DirectAddress
   elsif (IQUEUE.QUEUE(IQUEUE.RDPOS)(3 downto 0)=x"9") then
                                                     ----- column 9 instructions
   elsif (IQUEUE.QUEUE(IQUEUE.RDPOS)(3 downto 0)=x"8") then
                                                                        ----- column 8 instructions
   elsif (IQUEUE.QUEUE(IQUEUE.RDPOS)(3 downto 0)=x"7") then
                                                              ----- column 7 instructions
   elsif (IQUEUE.QUEUE(IQUEUE.RDPOS) (3 downto 0) = x"6") then
                                                            ----- column 6 instructions
   elsif (IQUEUE.QUEUE(IQUEUE.RDPOS)(3 downto 0)=x"5") then
                                                             ----- column 5 instructions
   elsif (IQUEUE.QUEUE(IQUEUE.RDPOS)(3 downto 0)=x"4") then
                                                              ----- column 4 instructions
      case IQUEUE.QUEUE(IQUEUE.RDPOS) (7 downto 4) is
          when x''8'' \Rightarrow
             FRAB <= IQUEUE.QUEUE(IQUEUE.RDPOS+1)(3 downto 0) & IQUEUE.QUEUE(IQUEUE.RDPOS+2);
             DEST ADDR := ADDRESSER4(IQUEUE.QUEUE(IQUEUE.RDPOS+1)(7 downto 4));
                                                                                   -- dest address
             NUM BYTES := 3;
             CPU STATE := CPU_TMA;
         when x"9" => -----
             FRAB <= RP(3 downto 0) & RP(7 downto 4) & IQUEUE.QUEUE(IQUEUE.RDPOS+1)(7 downto 4);
             DEST ADDR := IQUEUE.QUEUE(IQUEUE.RDPOS+1)(3 downto 0) & IQUEUE.QUEUE(IQUEUE.RDPOS+2);
             NUM BYTES := 3;
             CPU STATE := CPU TMA;
          when x"C" => -----
          when x"D" => ----- CALL Irr1 instruction
          when x"F" =>
             FRAB <= ADDRESSER8(IQUEUE.QUEUE(IQUEUE.RDPOS+1));
             DEST ADDR := ADDRESSER8(IQUEUE.QUEUE(IQUEUE.RDPOS+2));
             TEMP OP := IQUEUE.QUEUE(IQUEUE.RDPOS) (7 downto 4);
             NUM BYTES := 3;
             CPU STATE := CPU TMA;
   end if:
```

ADD R2,R1

```
when CPU TMA => -- TWO MEMORY ACCESS, READS SOURCE OPERAND FROM MEMORY *****************
   TEMP DATA := DATAREAD(FRAB);
                                           -- reads data from the source (FRAB) address and store it into TEMP DATA
                                          -- place destination address (DEST ADDR) on memory address bus (FRAB)
   FRAB <= DEST ADDR;
    CPU STATE := CPU OMA;
                                            -- proceed to the last stage
when CPU OMA => -- ONE MEMORY ACCESS stage *******
    -- this stage performs TEMP OP operation between TEMP_DATA and data read from current (FRAB) address (destination)
   RESULT := ALU(TEMP_OP,DATAREAD(FRAB),TEMP_DATA,CPU_FLAGS.C);
    if (TEMP OP<ALU OR) then
       CPU FLAGS.C := ALU FLAGS.C;
        CPU FLAGS.V := ALU FLAGS.V;
        CPU FLAGS.Z := ALU FLAGS.Z;
       CPU FLAGS.S := ALU FLAGS.S;
        CPU FLAGS.H := ALU FLAGS.H;
       CPU FLAGS.D := TEMP OP(1);
    elsif (TEMP OP=ALU CP or TEMP OP=ALU CPC) then
        CPU FLAGS.C := ALU FLAGS.C;
       CPU FLAGS.V := ALU FLAGS.V;
        CPU FLAGS.Z := ALU FLAGS.Z;
       CPU FLAGS.S := ALU FLAGS.S;
   elsif (TEMP OP/=ALU LD) then
       CPU FLAGS.Z := ALU FLAGS.Z;
       CPU FLAGS.S := ALU_FLAGS.S;
        CPU FLAGS.V := '0';
    end if:
    if (ALU NOUPDATE='0') then
       DATAWRITE (FRAB, RESULT);
       WR <= '1';
    end if:
    CPU STATE := CPU DECOD;
    if (WORD DATA='1') then
       CPU STATE := CPU_LDW;
    end if:
```

- Controlador de interrupções com três níveis de prioridade e múltiplos vetores
- Provoca a saída de um modo de baixo consumo

```
if (RESET='1') then -- reset operations
elsif (rising_edge(CLK_OUT)) then
    IRQO_LATCH <= INT7&INT6&INT5&INT4&INT3&INT2&INT1&INT0;
    if (OLD_IRQO(0)/=IRQO_LATCH(0)) then IRQO(0) := '1'; end if;
    if (OLD_IRQO(1)/=IRQO_LATCH(1)) then IRQO(1) := '1'; end if;
    if (OLD_IRQO(2)/=IRQO_LATCH(2)) then IRQO(2) := '1'; end if;
    if (OLD_IRQO(3)/=IRQO_LATCH(3)) then IRQO(3) := '1'; end if;
    if (OLD_IRQO(4)/=IRQO_LATCH(4)) then IRQO(4) := '1'; end if;
    if (OLD_IRQO(5)/=IRQO_LATCH(5)) then IRQO(5) := '1'; end if;
    if (OLD_IRQO(6)/=IRQO_LATCH(6)) then IRQO(6) := '1'; end if;
    if (OLD_IRQO(7)/=IRQO_LATCH(7)) then IRQO(7) := '1'; end if;
    OLD_IRQO := IRQO_LATCH;</pre>
```

```
if (INTVECT/=x"00") then
    if (OCDCR.DBGMODE='0' or (OCDCR.DBGMODE='1' and OCD.SINGLESTEP='1')) then
        DEST_ADDR16 := PC;
        IAB <= x"00"&INTVECT; -- build the interrupt vector address
        SP := SP - 1; -- prepare stack pointer by decrementing it
        FRAB <= SP; -- put SP on FRAB
        CAN_FETCH := '0'; -- disable instruction fetching
        OCD.SINGLESTEP := '0'; -- disable stepping
        IQUEUE.CNT := 0; -- set queue empty
        STOP <= '0'; -- disable stop bit
        HALT := '0'; -- disable halt mode
        INT_FLAG := '1'; -- signal it is an interrupt stacking operation
        CPU_STATE := CPU_VECTOR;
    end if;
end if;
end if; -- if IRQE=1
end if; -- if ATM_COUNTER...</pre>
```

```
when CPU VECTOR => -- LOAD PC WITH ADDRESS STORED IN PROGRAM MEMORY
   PC(15 downto 8) := IDB; -- read high byte of destination address
   IAB <= IAB + 1;
   CPU STATE := CPU VECTOR2;
when CPU VECTOR2 =>
   PC(7 downto 0) := IDB; -- read low byte of destination address
   IQUEUE.FETCH STATE := F ADDR; -- reset queue FSM
                   -- restart fetching
   CAN FETCH := '1';
   if (INT FLAG='1') then CPU STATE := CPU STACK;
   else CPU STATE := CPU DECOD;
   end if:
when CPU STACK => -- PUSH PC 7:0 INTO THE STACK ********************************
   DATAWRITE (FRAB, DEST ADDR16 (7 downto 0));
   WR <= '1';
   CPU STATE := CPU STACK1;
when CPU STACK1 =>
   SP := SP - 1:
   FRAB <= SP:
   CPU STATE := CPU STACK2;
when CPU STACK2 => -- PUSH PC 15:8 INTO THE STACK ******************************
   DATAWRITE (FRAB, DEST ADDR16 (15 downto 8));
   WR <= '1';
   if (INT FLAG='1') then
      CPU_STATE := CPU_STACK3;
      CPU_STATE := CPU_DECOD;
SP := SP - 1:
   DATAWRITE (FRAB, CPU_FLAGS.C&CPU_FLAGS.Z&CPU_FLAGS.S&CPU_FLAGS.V&CPU_FLAGS.D&CPU_FLAGS.H&CPU_FLAGS.F2&CPU_FLAGS.F1);
   IRQE := '0';
   CPU STATE := CPU STORE;
```

Número Vetor	Endereço	Pino de Interrupção
3	80x0	INT7
4	0x0A	INT6
5	0x0C	INT5
6	0x0E	INT4
7	0x10	INT3
8	0x12	INT2
9	0x14	INT1
10	0x16	INT0

- Interpreta os comandos seriais recebidos do host
- Permite executar o programa, executar passo a passo, inserir instrução no fluxo, ler/escrever em qualquer posição da memória
- Nã estão implementados os comandos para leitura/escrita na memória de dados e nem o comando de cálculo de CRC da memória de programa

```
if (RESET='1') then -- reset operations
elsif (rising edge(CLK OUT)) then
    IRQO LATCH <= INT7&INT6&INT5&INT4&INT3&INT2&INT1&INTO;
    if (OLD_IRQO(0)/=IRQO_LATCH(0)) then IRQO(0) := '1'; end if;
    if (OLD IRQO(1)/=IRQO LATCH(1)) then IRQO(1) := '1'; end if;
    if (OLD_IRQO(2)/=IRQO_LATCH(2)) then IRQO(2) := '1'; end if;
    if (OLD IRQO(3)/=IRQO LATCH(3)) then IRQO(3) := '1'; end if;
    if (OLD IRQO(4)/=IRQO LATCH(4)) then IRQO(4) := '1'; end if;
    if (OLD_IRQO(5)/=IRQO_LATCH(5)) then IRQO(5) := '1'; end if;
    if (OLD IRQO(6)/=IRQO LATCH(6)) then IRQO(6) := '1'; end if;
    if (OLD_IRQO(7)/=IRQO_LATCH(7)) then IRQO(7) := '1'; end if;
    OLD IRQO := IRQO_LATCH;
    WR <= '0';
    PGM WR <= '0';
    -- start of instruction queue FSM
    if (CAN FETCH='1') then
    if (IQUEUE.CNT=7) then IQUEUE.FULL:='1'; else IQUEUE.FULL:='0';
    -- end of instruction queue FSM
    -- start of debugger UART
   DBG_UART.BAUDPRE := DBG_UART.BAUDPRE+1; -- baudrate prescaler
    if (DBG UART.BAUDPRE=0) then
   RXSYNC2 <= DBG_RX; -- DBG_RX input synchronization
RXSYNC1 <= RXSYNC2; -- RXSYNC1 is a synchronized DBG_RX signal
    case DBG UART.RX STATE is
    DBG UART.LAST SMP := RXSYNC1;
    case DBG UART.TX STATE is
    if (RXSYNC1='0') then DBG TX <='0'; -- this mimics open-collector feature of OCD communication
    -- end of the debugger UART
```

```
RXSYNC2 <= DBG_RX; -- DBG_RX input synchronization
RXSYNC1 <= RXSYNC2; -- RXSYNC1 is a synchronized DBG_RX signal
case DBG_UART.RX_STATE is
    when DBGST NOSYNC =>
        DBG_UART.DBG_SYNC := '0';
        DBG UART.RX DONE := '0';
        DBG_CMD := DBG_WAIT_CMD;
        DBG_UART.RX_STATE := DBGST_WAITSTART;
    when DBGST WAITSTART =>
        if (RXSYNC1='0' and DBG_UART.LAST_SMP='1') then
             DBG_UART.RX_STATE := DBGST_MEASURING;
             DBG UART.BAUDCNTRX := x"000";
        end if:
    when DBGST MEASURING =>
        if (DBG UART.BAUDCNTRX/=x"FFF") then
             if (RXSYNC1='1') then
                 DBG_UART.DBG_SYNC := '1';
                 DBG_UART.RX_STATE := DBGST_IDLE;
                 DBG_UART.BITTIMERX := "0000"&DBG_UART.BAUDCNTRX(11 downto 4);
                 DBG_UART.BITTIMETX := "000"&DBG_UART.BAUDCNTRX(11 downto 3);
             end if:
        else
             DBG_UART.RX_STATE := DBGST_NOSYNC;
        end if:
    when DBGST IDLE =>
        DBG_UART.BAUDCNTRX:=x"000";
        DBG UART.RXCNT:=0;
        if (RXSYNC1='0' and DBG_UART.LAST_SMP='1') then -- it's a start bit
             DBG_UART.RX_STATE := DBGST_START;
        end if:
```

```
when DBGST START =>
        if (DBG_UART.BAUDCNTRX=DBG_UART.BITTIMERX) then
            DBG UART.BAUDCNTRX:=x"000";
            if (RXSYNC1='0') then
                DBG UART.RX STATE := DBGST RECEIVING;
                DBG_UART.RX_STATE := DBGST_ERROR;
                DBG UART.TX STATE := DBGTX BREAK;
        end if:
   when DBGST RECEIVING =>
        if (DBG_UART.BAUDCNTRX=DBG_UART.BITTIMETX) then
            DBG UART.BAUDCNTRX:=x"000";
            -- one bit time elapsed, sample RX input
            DBG UART.RXSHIFTREG := RXSYNC1 & DBG UART.RXSHIFTREG(8 downto 1);
            DBG_UART.RXCNT := DBG_UART.RXCNT + 1;
            if (DBG UART.RXCNT=9) then
                if (RXSYNC1='1') then
                    -- if the stop bit is 1, rx is completed ok
                    DBG_UART.RX_DATA := DBG_UART.RXSHIFTREG(7 downto 0);
                    DBG UART.RX DONE := '1';
                    DBG UART.RX STATE := DBGST IDLE;
                else
                    -- if the stop bit is 0, it is a break char, reset receiver
                    DBG UART.RX STATE := DBGST ERROR;
                    DBG UART.TX STATE := DBGTX BREAK;
                end if:
            end if:
        end if:
    when others =>
end case;
```

```
case DBG UART.TX STATE is
    when DBGTX INIT =>
       DBG UART.TX EMPTY := '1';
        DBG UART.TX STATE:=DBGTX IDLE;
    when DBGTX IDLE => -- UART is idle and not transmitting
        DBG TX <= '1';
        if (DBG_UART.TX_EMPTY='0' and DBG_UART.DBG_SYNC='1') then -- there is new data in TX DATA
            DBG UART.BAUDCNTTX:=x"000";
            DBG UART.TX STATE := DBGTX START;
        end if:
    when DBGTX START =>
        if (DBG UART.BAUDCNTTX=DBG UART.BITTIMETX) then
            DBG UART.BAUDCNTTX:=x"000";
            DBG UART.TXSHIFTREG := '1'&DBG UART.TX DATA;
            DBG UART.TXCNT := 10;
            DBG_UART.TX_STATE := DBGTX_TRASMITTING;
            DBG TX <= '0';
        end if:
    when DBGTX TRASMITTING => -- UART is shifting data
        if (DBG_UART.BAUDCNTTX=DBG_UART.BITTIMETX) then
            DBG UART.BAUDCNTTX:=x"000";
            DBG_TX <= DBG_UART.TXSHIFTREG(0);</pre>
            DBG UART.TXSHIFTREG := '1'&DBG_UART.TXSHIFTREG(8 downto 1);
            DBG UART.TXCNT := DBG UART.TXCNT - 1;
            if (DBG UART.TXCNT=0) then
                DBG UART.TX_STATE:=DBGTX_IDLE;
                DBG UART.TX EMPTY := '1';
            end if:
        end if:
    when DBGTX BREAK =>
        DBG UART.BAUDCNTTX:=x"000";
        DBG UART.TX_STATE:=DBGTX_BREAK2;
    when DBGTX BREAK2 =>
        DBG TX <= '0';
        DBG UART.RX STATE := DBGST_NOSYNC;
        if (DBG UART.BAUDCNTTX=x"FFF") then
            DBG_UART.TX_STATE:=DBGTX_INIT;
        end if:
end case:
if (RXSYNC1='0') then DBG TX <='0'; -- this mimics open-collector feature of OCD communication
end if:
```

```
-- This is the instruction decoder
case CPU STATE IS
    when CPU DECOD =>
       TEMP OP := ALU LD;
                                          -- default ALU operation is load
       LU INSTRUCTION := '0';
                                           -- default is ALU operation (instead of LU2)
        INT FLAG := 'O';
                                           -- reset temporary interrupt flag
       WORD DATA := 'O';
                                         -- default is 8-bit operation
        INTVECT := x"00";
                                         -- default vector is 0x00
       NUM BYTES := 0;
                                           -- default instruction length is 0 bytes
       -- start of debugger command processor
       case DBG CMD is
       -- end of debugger command processor
        if (ATM COUNTER/=3) then ATM COUNTER := ATM_COUNTER+1;
       else -- interrupt processing ****************************
        if (STOP='0' and HALT='0') then
                                                   -- update PC after instruction
       PC := PC + NUM BYTES;
        IQUEUE.RDPOS := IQUEUE.RDPOS + NUM BYTES; -- update QUEUE read pointer
        IQUEUE.CNT := IQUEUE.CNT - NUM BYTES;
                                                   -- update QUEUE available bytes
        if (OCD.SINGLESTEP='1') then
           if (NUM BYTES/=0 or IQUEUE.FETCH STATE=F ADDR) then OCD.SINGLESTEP:='0';
           end if:
       end if:
```


```
-- start of debugger command processor
case DBG CMD is
   when DBG WAIT CMD =>
        if (DBG UART.RX DONE='1') then
           case DBG UART.RX DATA is
               when DBGCMD READ REV =>
                                           DBG CMD := DBG SEND REV;
               when DBGCMD READ STATUS =>
                                           DBG CMD := DBG SEND STATUS;
               when DBGCMD WRITE CTRL =>
                                           DBG CMD := DBG WRITE CTRL;
               when DBGCMD READ CTRL =>
                                           DBG CMD := DBG SEND CTRL;
               when DBGCMD WRITE PC =>
                                           DBG CMD := DBG WRITE PC;
               when DBGCMD READ PC =>
                                           DBG CMD := DBG SEND PC;
                                           DBG CMD := DBG WRITE REG;
               when DBGCMD WRITE REG =>
               when DBGCMD READ REG =>
                                           DBG CMD := DBG READ REG;
               when DBGCMD WRITE PROGRAM=> DBG CMD := DBG WRITE PROGMEM;
               when DBGCMD READ PROGRAM=>
                                           DBG_CMD := DBG_READ_PROGMEM;
                                        DBG CMD := DBG STEP;
               when DBGCMD STEP =>
               when DBGCMD_STUFF => DBG_CMD := DBG_STUFF;
               when DBGCMD EXEC => DBG CMD := DBG EXEC;
               when others =>
           end case:
           DBG UART.RX DONE:='0';
        end if:
    when DBG_SEND_REV => -- read revision first byte
        if (DBG_UART.TX_EMPTY='1') then
           DBG UART.TX DATA:=x"01";
           DBG UART.TX EMPTY:='0';
           DBG CMD := DBG SEND REV2;
        end if:
```

```
when DBG STEP =>
    OCD.SINGLESTEP:='1';
    IQUEUE.FETCH STATE := F ADDR;
    DBG CMD := DBG WAIT CMD;
when DBG STUFF =>
    if (DBG_UART.RX_DONE='1' and OCDCR.DBGMODE='1') then
        IQUEUE.QUEUE(IQUEUE.RDPOS) := DBG UART.RX DATA;
        DBG UART.RX DONE:='0';
        DBG CMD := DBG STEP;
    end if:
when DBG EXEC =>
    if (OCDCR.DBGMODE='1') then
        OCD.SINGLESTEP:='1';
        CAN FETCH:='0';
        IQUEUE.CNT := 0;
        IQUEUE.FETCH STATE := F ADDR;
    end if:
    DBG CMD := DBG_EXEC2;
when DBG EXEC2 =>
    if (DBG UART.RX DONE='1') then
        if (OCDCR.DBGMODE='0') then DBG CMD := DBG WAIT CMD;
        else
            IQUEUE.QUEUE(IQUEUE.WRPOS) := DBG UART.RX DATA;
            DBG UART.RX DONE:='0';
            IQUEUE.WRPOS := IQUEUE.WRPOS + 1;
            IQUEUE.CNT := IQUEUE.CNT + 1;
            DBG CMD := DBG EXEC3;
        end if:
    end if:
when DBG EXEC3 =>
    if (OCD.SINGLESTEP='1') then DBG CMD := DBG EXEC2; else
        DBG CMD := DBG WAIT CMD;
        IQUEUE.FETCH STATE := F ADDR;
    end if:
```

FPz8 – Estatísticas


- Velocidade máxima: aproximadamente 23.1MHz
- Ocupação do FPGA:
 - CPU completa: aproximadamente 4889 LEs,
 522 registradores
 - CPU sem debugger: aprox. 4009 LEs, 365 regs
 - Timer básico (16 bits): aproximadamente 120
 LEs, 61 registradores

FPz8 – Exemplo



FPz8 – Exemplo


```
// Test application - blink leds on PAOUT
#include <ez8f1622.h>
void interrupt isr timer0(){
           PAOUT ^= 1;
                                 // toggle LED at PAOUT 0
void interrupt isr timer1(){
           PAOUT ^= 2:
                                 // toggle LED at PAOUT 1
void main(){
           PAOUT = 0:
           SET VECTOR(3,isr timer0);
                                             // set interrupt vector for timer0 ISR (vector 3)
           SET VECTOR(4,isr timer1);
                                             // set interrupt vector for timer1 ISR (vector 4)
           TOR=0x7FFF;
                                             // Timer0 Reload
           T0CTL1=0xB8:
                                             // Timer0 Control Register 0
           T1R = 0x7F00;
                                             // Timer1 Reload
           T1CTL1=0xB8;
                                             // Timer1 Control Register 0
           IRQ0ENL = 0xC0;
                                             // enable IRQs
                                             // enable interrupts
           EI();
           while(1);
```



```
architecture timer of fpz8 timer is
 shared variable TMR EN
                            : std logic:
 shared variable TMR CMP
                            : std logic vector(15 downto 0);
 shared variable TMR TEMP
                            : std logic vector(7 downto 0);
                            : std logic vector(2 downto 0);
 shared variable TMR PRESEL
 shared variable TMR CNT
                            : std logic vector(15 downto 0);
 shared variable TMR PRE
                            : std logic vector(7 downto 0);
 shared variable INT OUT : std logic;
 shared variable BASE ADDR : std logic vector(11 downto 0);
■begin
 control: process(CLK IN, REG SEL, RESET)
  counter: process(CLK IN, RESET, STOP)
 end timer:
```

```
control: process(CLK IN, REG SEL, RESET)
variable TMR ID : std logic vector(1 downto 0);
begin
    INT <= INT_OUT;</pre>
    TMR ID := TMR ID1 & TMR ID0;
    case TMR ID is
       when "00" => BASE ADDR := x"F00";
       when "01" => BASE ADDR := x"F08";
       when "10" => BASE ADDR := x"F10";
       when "11" => BASE ADDR := x"F18";
    end case;
    if (RESET='1') then
       TMR EN := '0';
        TMR CMP := x''00000'';
        TMR TEMP := x''00'';
    elsif (rising edge(CLK IN) and REG SEL='1') then
        if (WR='0') then -- it is a reading operation
            if (RAB=(BASE ADDR+7)) then ----- register TMR CTL
                RODB<=TMR EN&'O'&TMR PRESEL&"000";
            elsif (RAB=BASE ADDR+2) then -- register TMR CMPH
                RODB<=TMR CMP(15 downto 8);
            elsif (RAB=BASE ADDR+3) then -- register TMR CMPL
                RODB<=TMR CMP(7 downto 0);</pre>
            else RODB<=SIDB:
            end if:
                           -- it is a writing operation
            if (RAB=BASE ADDR+7) then ---- register TMR CTL
                TMR EN:=RIDB(7);
                TMR PRESEL:=RIDB(5 downto 3);
            elsif (RAB=BASE ADDR+2) then -- register TMR RLH
                TMR TEMP := RIDB;
            elsif (RAB=BASE ADDR+3) then -- register TMR RLL
                TMR CMP(7 downto 0) := RIDB;
                TMR CMP(15 downto 8) := TMR TEMP;
            end if:
        end if:
    end if:
end process control; -- control process
```

```
counter: process(CLK IN, RESET, STOP)
variable TMR PRECP : std logic vector(7 downto 0);
begin
   if (RESET='1') then
       TMR CNT := x''00000'';
        TMR PRE := x"00";
        TMR PRECP := x"00";
        INT OUT := '0';
   elsif (rising edge(CLK IN)) then
        if (STOP='0') then
            if (TMR EN='1') then
               case TMR PRESEL is
                    when "000" => TMR PRECP:=x"01"; -- prescaler divide by 1
                    when "001" => TMR PRECP:=x"02"; -- prescaler divide by 2
                    when "010" => TMR PRECP:=x"04"; -- prescaler divide by 4
                    when "011" => TMR PRECP:=x"08"; -- prescaler divide by 8
                   when "100" => TMR PRECP:=x"10"; -- prescaler divide by 16
                   when "101" => TMR PRECP:=x"20"; -- prescaler divide by 32
                   when "110" => TMR PRECP:=x"40"; -- prescaler divide by 64
                    when others => TMR PRECP:=x"80";
                                                     -- prescaler divide by 128
               end case:
               TMR PRE := TMR PRE + 1;
                if (TMR PRE=TMR PRECP) then
                    TMR PRE:=x"00";
                    TMR CNT:=TMR CNT+1;
                    if (TMR CNT=TMR CMP) then
                       TMR CNT:=x"0000";
                        INT OUT := not INT OUT;
                    end if:
               end if:
                TMR CNT:=x"0000";
               TMR PRE:=x"00";
            end if; -- if TMR EN=1
        end if: -- if STOP=0
   end if; -- rising edge of CLK IN
end process:
             -- counter process
```



Links

- www.zilog.com
- www.sctec.com.br/blog
- https://github.com/fabiopjve
- http://opencores.org/project,fpz8

Possibilidades Futuras

- Expandir o conjunto de instruções (página 2 dos opcodes)
- Implementar sistema de interleaving nos bancos de memória
- Reescrever o core utilizando micro-código e pipeline

Perguntas?