

1 SystemVerilog code

```
1 module Homework_4(input logic [31:0] a, b,  
2                   input logic [1:0]   ALUControl,  
3                   output logic [31:0]  Result,  
4                   output logic [3:0]   ALUFlags);  
5  
6     // variables for the adder  
7     logic [31:0] b_add, Sum;  
8     logic cout;  
9     assign b_add = ALUControl[0] ? ~b : b;  
10  
11    // adder output  
12    assign {cout, Sum} = a + b_add + ALUControl[0];  
13  
14    always_comb  
15        // result of MUX4  
16        case(ALUControl)  
17            2'b11 : Result = a | b;  
18            2'b10 : Result = a & b;  
19            2'b01 : Result = Sum;  
20            2'b00 : Result = Sum;  
21        endcase  
22  
23    // results for ALUFlags  
24    assign ALUFlags[0] = (~(ALUControl[0] ^ a[31] ^ b[31])  
25                        & (a[31] ^ Sum[31]) & (~ALUControl[1]));  
26    assign ALUFlags[1] = ~ALUControl[1] & cout;  
27    assign ALUFlags[2] = Result == 32'b0 ? 1 : 0;  
28    assign ALUFlags[3] = Result[31];  
29  
30 endmodule
```

2 Testbench code

```

2  module Homework_4_tb();
3
4  logic [31:0] a, b, Result, Resultexpected;
5  logic [1:0] ALUControl;
6  logic [3:0] ALUFlags, ALUFlagsexpected;
7
8  logic clk;
9
10 logic [31:0] vectornum, errors;
11 logic [103:0] testvectors [0:15]; //26 numbers encoded in Hex so 4 bits
12
13 // instantiate device under test
14 Homework_4 dut(a, b, ALUControl, Result, ALUFlags);
15
16 always
17 begin
18     #5 clk = ~clk;
19 end
20
21 // at start of test, load vectors
22 initial
23 begin
24     clk = 1;
25     $readmemh("alu.tv", testvectors);
26     vectornum = 0; errors = 0;
27 end
28
29 // apply test vectors on rising edge of clk
30 always @(posedge clk)
31 begin
32     #1; {ALUControl, a, b, Resultexpected, ALUFlagsexpected} = testvectors[vectornum];
33 end
34
35 // check results on falling edge of clk
36 always @(negedge clk)
37 begin
38     if ((Result != Resultexpected) | (ALUFlags != ALUFlagsexpected)) begin
39         $display("Error: a = %h, b = %h, ALUControl = %h", a, b, ALUControl);
40         $display("Result = %h (%h expected), ALUFlags = %b (%b expected)",
41             Result, Resultexpected, ALUFlags, ALUFlagsexpected);
42         errors = errors + 1;
43     end
44     vectornum = vectornum + 1;
45     if (testvectors[vectornum] == 104'hx) begin
46         $display("%d tests completed with %d errors",
47             vectornum, errors);
48     end
49 end
50 endmodule

```

3 ALU vector file

```

0_00000000_00000000_00000000_4
0_00000000_FFFFFFFF_FFFFFFFF_8
0_00000001_FFFFFFFF_00000000_6
0_000000FF_00000001_00000100_0
1_00000000_00000000_00000000_6
1_00000000_FFFFFFFF_00000001_0
1_00000001_00000001_00000000_6
1_00000100_00000001_000000FF_2
2_FFFFFFFF_FFFFFFFF_FFFFFFFF_8
2_FFFFFFFF_12345678_12345678_0
2_12345678_87654321_02244220_0
2_00000000_FFFFFFFF_00000000_4
3_FFFFFFFF_FFFFFFFF_FFFFFFFF_8
3_12345678_87654321_97755779_8
3_00000000_FFFFFFFF_FFFFFFFF_8
3_00000000_00000000_00000000_4

```

4 ModelSim screenshots



