1 SystemVerilog code

```
module Homework 4 (input logic [31:0] a, b,
2
                      input logic [1:0] ALUControl,
3
                      output logic [31:0] Result,
 4
                      output logic [3:0] ALUFlags);
 5
 6
          // variables for the adder
 7
         logic [31:0] b add, Sum;
8
         logic cout;
9
         assign b add = ALUControl[0] ? ~b : b;
10
         // adder output
11
12
         assign {cout, Sum} = a + b add + ALUControl[0];
13
         always comb
14
15
             // result of MUX4
16
             case (ALUControl)
17
                 2'b11 : Result = a | b;
18
                 2'b10 : Result = a & b;
19
                 2'b01 : Result = Sum;
20
                 2'b00 : Result = Sum;
21
             endcase
22
23
          // results for ALUFlags
         assign ALUFlags[0] = (~(ALUControl[0] ^ a[31] ^ b[31])
24
25
                                  & (a[31] ^ Sum[31]) & (~ALUControl[1]));
26
         assign ALUFlags[1] = ~ALUControl[1] & cout;
27
         assign ALUFlags[2] = Result == 32'b0 ? 1 : 0;
28
         assign ALUFlags[3] = Result[31];
29
30
     endmodule
```

2 Testbench code

```
2
      module Homework_4_tb();
3
4
      logic [31:0] a, b, Result, Resultexpected;
5
      logic [1:0] ALUControl;
6
      logic [3:0] ALUFlags, ALUFlagsexpected;
7
8
      logic clk;
9
      logic [31:0] vectornum, errors;
11
      logic [103:0] testvectors [0:15]; //26 numbers encoded in Hex so 4 bits
12
L3
      // instantiate device under test
L 4
      Homework 4 dut(a, b, ALUControl, Result, ALUFlags);
15
16
      always
L7
          begin
18
               #5 clk = ~clk;
19
          end
0.5
      // at start of test, load vectors
21
22
      initial
23
          begin
24
              clk = 1;
25
               $readmemh("alu.tv", testvectors);
26
               vectornum = 0; errors = 0;
27
          end
8.9
29
      // apply test vectors on rising edge of clk
30
      always @ (posedge clk)
31
          begin
32
              #1; {ALUControl, a, b, Resultexpected, ALUFlagsexpected} = testvectors[vectornum];
33
34
3.5
      // check results on falling edge of clk
36
      always @ (negedge clk)
37
          begin
38
              if ((Result !== Resultexpected) | (ALUFlags !== ALUFlagsexpected)) begin
39
                   $display("Error: a = %h, b = %h, ALUControl = %h", a, b, ALUControl);
                   $display("Result = %h (%h expected), ALUFlags = %b (%b expected)",
10
                            Result, Resultexpected, ALUFlags, ALUFlagsexpected);
11
12
                   errors = errors + 1;
13
              end
              vectornum = vectornum + 1;
14
15
              if (testvectors[vectornum] === 104'hx) begin
                   $display("%d tests completed with %d errors",
16
17
                       vectornum, errors);
18
               end
19
          end
      endmodule
```

3 ALU vector file

4 ModelSim screenshots



