
Target device / clock
ZCU104 / 3.33 ns
ZCU104 / 5 ns
ZCU104 / 10 ns
U200 / 3.33 ns
U200 / 5 ns
U200 / 10 ns
28.7 µs†
R 13.6% | ΔD 24%
16.6 µs
R 14.2% | ΔD 12%
16.6 µs
R 14.2% | ΔD 12%
23.8 µs
R 13.6% | ΔD 24%
19.8 µs
R 14.1% | ΔD 0%
19.8 µs
R 14.1% | ΔD 0%
40.4 µs
R 12.8% | ΔD 24%
28.4 µs
R 13.3% | ΔD 0%
28.4 µs
R 13.3% | ΔD 0%
11.6 µs
R 2.5% | ΔD 12%
11.6 µs
R 2.5% | ΔD 12%
11.6 µs
R 2.5% | ΔD 12%
14.6 µs
R 2.4% | ΔD 0%
14.6 µs
R 2.4% | ΔD 0%
14.6 µs
R 2.4% | ΔD 0%
19.7 µs
R 2.6% | ΔD 0%
19.7 µs
R 2.6% | ΔD 0%
19.7 µs
R 2.6% | ΔD 0%
Tight
Medium
Full
Requested resource-budget stratum
Nominal HLS latency (µs; lower is better)
12
18
24
30
36