[54]	ON THOU DIONE I'ON
	MICROPROGRAMMED DATA PROCESSOR

[75] Inventors: Thomas G. Gunter; Harry L. Tredennick, both of Austin, Tex.

[73] Assignee: Motorola, Inc., Schaumburg, Ill.

[21] Appl. No.: 41,135

[22] Filed: May 21, 1979

Related U.S. Application Data

[63]	Continuation-in-part 1978.	of	Ser.	No.	961,796,	Nov.	17,
	1770.						

[51]	Int. Cl. ³
[52]	U.S. Cl 364/200
[58]	Field of Search 364/200 MS File, 900 MS File

[56] References Cited

U.S. PATENT DOCUMENTS

4,008,462	2/1977	Wilhite	364/200
4,155,120	5/1979		364/200
4,156,278	5/1979		364/200
4,156,279	5/1979		364/200
4,168,523	9/1979	Chari et al.	364/200


Primary Examiner-Raulfe B. Zache


Attorney, Agent, or Firm-Anthony J. Sarli, Jr.; Jeffrey Van Myers; Robert L. King


ABSTRACT

A data processor having an execution unit and which includes a control means having a first and a second control store. The control means has an input for receiving a control store address. In response to the received control store address, the first control store provides sequencing information at a first output for selecting the next control store address. Also, in response to the received control store address, the second control store supplies control information at a second output for controlling the execution unit. The data processor also includes means for receiving a macroinstruction and selection means responsive to the macroinstruction and to the sequencing information for generating the control store address. In a preferred embodiment, the control store address is received by both the input of the first control store and the input of the second control store. Each control word in the first control store has a unique control store address. However, a control word, in the second control store may be selected by many different control store addresses.

5 Claims, 59 Drawing Figures











I	15 14 13 12	11		9	8	7	6	5	4	3	2	1	
_		<u> </u>	RX		L						L	RY	<u>니</u>
п			R		<u> </u>			٢	IODI		A 	REG	
ш								۲	1001	Ε.	A	REG	
					DA	TA							

FIG.6









		ACCESS LABEL	
NANOWO	ORD	NEXT MICRO ROM ADDRESS	
CONTE	NT	ALU FUNCTION	
		REGISTER POINTERS	FIG. 12
MICRO ROM I	MICROWORD LABEL	ORIGIN	F10.12

10 11	aixw# I1 asbb5 I1	Il B1	Il Stiw4 stmd3	mrgl2 smal3	mmill rsetl	mrgl1 lusp1	Losm2 cmmwx I1	Paawl ldmx4
0	adsl3	mmw2 I1	stiw3 I1	B1 rset5	MI mmn11	M2 stmr6	I1 bcsm1	B1 rset3
00	I1 adrw1	I mmm 12	stiw2	leaa2	MI mmdl1	rcal3	I1 pbcw1	dvuma
Ξ	M1 bser1	II mmiw2	srr15	B1 dvs16	MI2 stop1	MI2 leaa1	I1 asxw5	dvs16 B1 dvs1d
2) 00 10	zzz1d	B1 trpv3	I1 mpiw4	I1 mpow3	MI2 mmrl1	MI2 mrgw1	I1 asx18	B1 trpv2
A3A	dvumb M1 halt1	B1 mmrw2	I1 sftm2	I1 mpow2	MI2 mmmw1	MB stmr5	11 asx17	B1 stmr4
A5 A4 LA1 A0	rstp1	Il malw2	rtr4	rcal3 B1 bbci2	MI2 mmdw1	MB bbcw3	I1 asx16	B1 bbci3
~_[₀ ^A e[i	5 1	-{8 -{1 -{1	00 0	01 10	0.0	10 10	0 0	11 10
A & & A	A7A6 -							F1G. 10A

	Ξ	T	Ţ.		7[Τ-	T	7	٦(Ţ-			·		,	
	- 1	21 July 17	11	mpa13	11	Lasme	II		II III	TUK3	II Daal2		alvi		12 pdc12	
	=	十	급	+	╢═	+-	=	+	╢╌	+	= 1	-	11	-	-	
=	2	7 1 1001 7	5	718dm	+ + - -		mulm1		101 k4		nnr12		jsal2	1	Pdc11	
,	1 = =		B 1		11 2		B1		F		B1		11			
	Z Li		d vom 3		8Wab2		dvs#5		un1k3		dvum3 dvsø4		jmpa		trac1DB1 dvur2	i
_	11 11		11 E		H		7 B1		11 2		11		11		E .	
ē	rmi12		mpiw3		SWap		dvs#7		tsrl		nbcm1		dent2		dvs10	
		т-	T	· 							······································			L 		
_	H		3 B1		11		H		11 2		<u>m</u>		1.1]	ā	
=	rlq1		Popm6 push3		strw2		mstwi		tsm12		push5		cprm2		push4	
	2		t II		F_		3 B1		H		<u>m</u>		=		_	\dashv
10 10	rcal		mpil		stmx		btsr3		trap4		bcsr3		cpr 12		bcsr4	
	3 II		B 1		11		B1		11		B1		5	<u>m</u>		\exists
9	rbrb3		mu1m6		stmw2		mulm3		trap2		mulm5		cpm12		mulm4	
	F 11		I I		=		5		Ħ		<u>m</u>	1	-	18	+	7
00	94snd		mpil.		stmr2		mrgml		tasr2		dvumf		cpd12		dv umd	

			-														
	=	MI unlk1	MI bser3	MI btsr1	zzzlc		Idmd3		chkr2					MI romm1	MI CDm11	aixlØ	IM gxdmt
	10	MI MI	E	Ħ	MI E		I1 stmx2 1		chkr1 c					MI MI	H	Ħ	IW
10	01	MI roall a	MI	Ħ	ldmr1 r		I1 s		chkm1 c					MI WI	IW	MI	IW
	00	asxl3 r	Σ	MB 2	leax2 NB 1		I1 peax5 m		btsr2 11 c					itlx1 M r	Stiw1 C	MB asx15	WB.
				L		 		I	<u> </u>	ار— الـــــ	<u> Т</u>	1				L	
	Ξ	MI3 ldmr2	MI3 trap3	MI4 exgel	MI4 zzzlb		I1 tasr1		Il pinw2					MI6 romw1	MI Cpmw1	MI8 aixwø	MI jsrxø
	10	MI3 asxw3	MI3 nnrw1	MI4 aixw1	MI2 rmdw2		11 nnm12		I1 bsrw1					MI6 adsw1	MI mpiw1	MI8 ablw1	jsall MI
00	0.1	MI4 roaw1	MI4 mmxw1	MI4 bsri2	malw3MI3 popm1		I1 dvur3		I1 bsri1					MI7 rorw1	cprw1	MI8 malw3	MI stmd1
	00	MI3 asxw2	dvumbMB3 chkr3	MB4 aixw2	aixw2 M3 zzz14		B1 chkr4		exgel II suspl					M5 trac1	MB trap1	MB8 aixw4	zzz15
		-		10	=	00	01	01	=	00	10	10	=	00	 	<u></u>	=
-			ć	10			č	10			0.1	0			;	_	
0																FIG 10B)
																\subseteq	<u>,</u>
																<u>८</u>	<u>.</u>
																1.1	

		_	T		7/	_						 			
		İ	ΑH			MI		Ä			1	Ξ		MI	MI
:	22262	27765	bear 1	zzzßa		nnm]]		sccr1				C mm C	22212	rm v 1 d	реахв
			M			MI		H				ΪW		불	Ħ
5	22281	22284	×	6	İ	×3		50		l		II _	=		
	22	2	Deax	6Øzzz		stmx3		dvsøl				, [oam	zzzll	rall1	un1k2
=	X.	MI	HI			Ħ		MI				IW		MI	MI
5		1	peaxe	zzzØ8		=		11				1	18	1	1 1
	rcal	rmx1	ğ	ZZZ		bbci1		pinl1				rbrb1	22219	Smaw	ldmd1
			E	MB		MI		MI						E B	MB
90	g g z z z	zzzØ3	rmx12	Stmx4		112		92				9,6	Ø£	1	1
	N	22	Ë	str		mpi12		dvsø2				9 Ø z z z	zzzأ	rmx13	stmx5
									· ——			 	<u> </u>	Ь	
	발	ij	ij			7		2				I		ы	н
•	n2 MI	n S	MI MI	77		,1 ,1		MI2				MI	ه ا	W WI	M M
-	1		I _	7822		_		MI2 ccb1				_	zzße		
=	popm2	bser5	bclr1	7 gzzz		1 wwu u		sccb1				rom11	zzzße	zmx wg	leaxø
	MI popm2	MI bser5	MI bclr1			1 wwu u		MI2 sccb1				MI roml1		MI	MI leaxØ
10 11	MI popm2	MI bser5	MI bclr1			1 wwu u		MI2 sccb1				MI roml1		MI	MI leaxØ
	MI popm2	MI bser5	leax1 hclr1	9Ø222		aixwlMI2 ldmx2 nnmw1		MI2 dvur1 sccb1				MI romli	zzzød	ralw1 rmxwg	paal1 NI leaxØ
10 10	MI MI BODM2	MI MI hser5	MI NI bclr1	MI ZZZØ6		MI2 aixw1MI2		MI2 MI2 Sccb1			-	MI MI romli	MI zzzød	MI MI ralw1 rmxwg	MI Paal1 HeaxØ
10	MI popm2	MI bser5	leax1 hclr1	9Ø222		MI2 aixw1MI2 1dmx2 nnmw1		MI2 MI2 Sccb1				MI romli	MI zzzød	MI MI ralw1 rmxwg	MI Paal1 HeaxØ
10 10	MI MI MI POPM2	MI MI hser5	MB MI MI Paaw2 leax1 bclr1	MI ZZZØ6		II2 MI2 aixw1MI2 dcnt1 ldmx2 nnmw1		adrl1 dvur1 sccb1				MI MI romli	cprm1 zzzßd	Imali ralwi rmxwg	Imawi Paali leaxø
10 10	MI MI MI POPM2	M MI MI MI rmxw1 nbcr1 bser5	MB MI MI Paaw2 leax1 bclr1	MB rtr2 ZzzØ6		II2 MI2 aixw1MI2 dcnt1 ldmx2 nnmw1		MI2 MI2 MI2 adrll sccb1				M MI MI roml1	cprm1 zzzßd	MB MI MI MI ralw1 rmxwg	MB MI MI MI IleaxØ
10 10	reaw1 asbb3 popm2	rmxw1 nbcr1 bser5	Paaw2 leax1 bclr1	rtr2 MI zzzØ6		dcnt1 ldmx2 nnmw1		adrl1 dvur1 sccb1				rorm1 mpow1 rom11	cprm1 zzzßd	Imali ralwi rmxwg	Imawi Paali leaxø

		,		-							,					
		H		MI		M2		MI		B1		1		Æ		M2
Ξ		dcnt5		ab112		Smaw3		1dmx5		roaw2		mal13		sccr2		dvs1b
10		MI asbb4		MI rmml1		MI popm5		MB2 dvs17		link1		I1 mall2		miw1		MB dvsla
10		8		MI		Ħ		MI		11		I1		8		HB.
10		jmpx2		ads12		cpd11		abw11		pead2		mall1		jmpx3		bclr5
		Æ		H		IM		H		11		11		MB.		MI
8		mmx12		rts2		cmm12		lma13		lead2		dvs15		mmx 13		rmi11
									· I					•		
:		MI2 b		MI2 ablw2		MB sccb3		MI2 adsw2		II ldmx6		dvs#3 B1 dvs1f		MB2 sccb2		MB dvs1e
10		MI2 asxw4		MI2 rmmw1		MI2 ldmr5		dvs2Ø M		laaw1		link4		MI2 rmrw1		dvsø3
00		MB2 jsrx2		MI2 abll3		MI2 cpdw1		MI2 abww1		II jsrd2		bcsr3 B1 bclr3		MB2 jsrx3		MB2 bclr4
00		MB2 mmxw2		ablw1MI2 smal2		MI2 cmmw2		e#w1		I1 jsra1		11 dvsø6		MB2 mmxw3		MI2 rmrl1
	8		<u></u>	=	00	0.1	10	-	00		9	-	8		01	=
10		Ċ	3				0			•	2			:	-	
-															()	

	 	 	<u></u>						 	 		
=	pinw1	rts3		11	Zugnd	I1 pin12	4	MI trap5	MI radl1	M		MI mmil2
10	I1 dvum2	I1 rstw1		Il	diiin An	I1 pead1		dvsØ9	rall2	MB dvumz		trap6
. 10	dvumb B1 dvsβe	I1 rstp5		I1		I1 peaal		lmal2	rmd12	MB dvsØd		MI jmpx1
00	dvum5 B1 dvs12	rstp2		dvs13		BI nbcr3		dvsøf	rstp4	MB dvsøa		MB2 srrw3
	 , ,	 			·	,				 		
11	I1 pinl3	rset2		dvum7 B1 dvum8		jsaw3		itlx4	MI2 ragw1	MB2 dvum7	-	MI2 mmr12
10	II dvs11	I1 rrgw2		dvs1c		jsaw2		MB2 dvum5	MI2 ralw2	mmrw2MB2 dvum4		MI2 ldmd4
01 10	dvume I1 dvsø8	rrgm1		dvum9 B1 dvumc		I1 jsaw1		MI2	MI2 rall3	MB2 1		Jsrx1
00	jmal2	rrg12 11		B1 dvum9		srrl4		MB2 dvume	MI2 rstp3	MB2 dvum6		srrl3

			<u> </u>			-,,		
	Æ	₩	F	=	Ĕ	I W	Ε̈́	E E
Ξ	srr12	dcnt3	itlx7	adrw2	mawl1	rmd11	cmm14	dent4
	M	MI	11	H	Ε	W.I.	MI	E I
10	srr11	cmm 1 1	it1x5	реах4	bclr2	rawl1	rbrb2	tsm11
01	X	Ε	F	=	MI	MI	MI	IW
-	stil1	link2	itlx3	leax4	maq11	push1	tsrwi	rtr3
	MI	MI	11	H	H.	Ĭ.	ĬW	Σ
00	asx15	trpv1	itlx2	pead3	ldmd2	bser2	asxw1	laall
			J	<u></u>	J L	لـــــــــــــــــــــــــــــــــــــ		
=	MI2 Srrw2	tcaw2	Cmml7	I1 extr2	MI2 maww1	MI2 rmdw1	MI4 cmmw3	rorl2
			1	T 1	() · · · · · · · · · · · · · · · · · ·			
01	MI2 srrw1	MI2 cmmw1	cmml6	I1 extr1	MI2 bcsr2	MI2 rawwl	MI3 asbb6	MI3 tsmw1
00	MI2	MIZ	H	F	MI2	MI2	MI4	113
10	stiw1	l G	cmm15	w2			2	2
	st	jsrd3	S	pdcw2	magw	stmr	rrgwl	SEE
	MI2	MI2 jsr	1	1.1		MI2 stm		M4 Smaw2
00	MI2 st		1	+	MI2 lead1 mag	MI2 trac2	MI4 rrg	7
00	00 MI2 st	10 MI2 bclm1	cmm13	1.1	MI2 lead1	MI2 trac2	MI4 pdcw1	1 M4
11 00	MI2 asx12	bclm1	cmm13	II exge2	MI2 lead1	MI2 trac2	MI4	0#11

rorm3	I1 btsm1	222 la	22221	MI morw2	MI jmpd1	MI rts1	mulm2
rorl3	I1 bsrw3	22219	22228	MI mor11	laal2	22222	22224
tom13	I1 bsrt3	22218	2221£	MI mmx 1,8	jmaw1	tsr11	22223
tom12	IB popme	22217	ZZZ1e	MI mniw1	MB popm4	asbb1	мВ рорм3
roal4	I1 bser6	btsil II	ablw3	MI2 maww2	jsrđ1	rtr1	rorm2
roal3	I1 bser4	Il stmw1	Ilmaw2	MI2 morw1	O\$W1	MI nbcr2	Sftm1
roal2	I1 bcsr5	I1 mor12	mawl2	MI2 mmxwø	jsawø	E _	MI stmd2
tmr13	mmfw2D81 mmaw2	Il adrl2	Il bclm2	MI2 mnrw1	MB2 ldmr4	MI asxl1	ldmr3
	3 roal2 roal3 roal4 1 tom12 tom13 ror13 rorm3			Coal2 Coal3 Coal4 Coal4 Com 2 Com 3 Cor 3 Corm3 Corm	Coal2 Coal3 Coal4 Coal4 Com 2 Com 3 Cor 3 Corm3 Corm	Coal2	13

A9A8 A7A6A5A4	Г—— А1	An		
A3A2		01	10	11
00'0000'00	rstp1 m	dvumb dm	zzzid m	bser1 m
00 0000 01	adrw1	ads13	aixw0 d	asbb5
00 0000 10	push6	rbrb3	rcal2	rlql1
00 0000 11	rmil2	rmil3	rmm12	rmrl2
00 0100 00	rtr4	sftm2	mpiw4	srr15
00 0100 01	stiw2	stiw3	stiw4	stmd3
00 0100 10	stmr2	stmw2	stmx1	strw2
00 0100 11	swap1	вwар2	tasm1	tasm2
00 1000 0x	mmd w 1	mmmw1	mmrl1	stop1
00 1000 10	tasr2	trap2	trap4	tsml2
00 1000 11	tsrl2	unlk3	unlk4	link3
00 1100 00	asx16	asxl7	asx18	asxw5
00 1100 01	bbcw1	bcsm1	bcsm2	cmmw4
00 1100 10	cpd12	cpm12	cprl2	cprm2
00 1100 11	dent2	jmpa1	jsal2	malw1
01 0000 xx	asxw2	roaw1	asxw3	ldmr2

FIG. IIA

S. Patent	Apr. 13, 1982	Shee	t 15 of 51	4,325,
	00	01	10	11
00 0010 00	malw2	mmrw2 b	trpv3 b	mmiw2
00 0010 01	mmm12	mmmw2	mmrw3	1dmx3 b
00 0010 10	mpi13	mulm6 b	mpil4	popm6 db
00 0010 11	mpiw3	dvum3 b	mpol2	mpol3
00 0110 00	rcal3 db	mpow2	троw3	dvs16 b
00 0110 01	leaa2 b	rset5 b	mrg12	smal3
00 0110 10	mrgm1	mulm3 b	btsr3 b	mstw1
00 0110 11	dvs07 b	dvs05 b	mulm1	mulr1
00 1010 0x	rcal3 b	stmr6 b	mrgw1	leaa1
00 1010 10	dvumf b	mulm5 b	bcsr3 b	push5 b
00 1010 11	nbcm1	dvum3 db	nnr12	paal2
00 1110 00	bbci3 b	stmr4 b	trpv2 b	dvs16 db
00 1110 01	dvuma	rset3 b	paaw1	ldmx4 b
00 1110 10	dvumd b	mulm4 b	bcsr4 b	push4 b
00 1110 11	dvs10 b	trac1 db	pdcl1	pdc12
01 0000 xx	aixw2 b	bsri2	aixw1	exge1

FIG. II B

U.S. Patent	Apr. 13, 1982	2 Shee	et 16 of 51	4,325	,121
	00	01	10	11	
01 0001 xx	dvumb db	mmx w1	nnrw1	trap3	
01 0101 00	chkr4 b	dvur3	nnm12	tasr1	
01 0101 01	peax5	maw13	stmx2	1dmd3	
01 0101 1x	mpiw2	dent1	aixw1 d	nnmw1	
01 110x xx	trac1 b	rorw1	adsw1	romw1	!
10 0001 0x	mmxw2 b	jsrx2 b	asxw4	b	
10 0001 10	jma12	dvume d	_ dvs11	pin13	;
10 0001 11	dvum5 db	dvumb db	dvum2	pinw1	I
10 0101 0x	cmmw2	cpdw1	ldmr5	smaw3 b	
10 0101 10	dvum9 b	dvum9 db	dvs1c b	dvum7 db	
10 0101 11	dvs13 b	dvs14	đvum0	push2	
10 1001 00	jsra1	jsrd2	laawi	ldmx6	
10 1001 01	lead2	pead2	link1	roaw2 b	
10 1001 1x	dvume b	e # 11	dvum5 b	itlx4	
10 1101 0x	d Ewxmm	jsrx3 b	rmrw1	sccb2 b	
10 1101 1x	dvum6 b	dvumb b	mmrw2 db	dvum7 b	

FIG. II C

	00	01	10	11
01 0011 xx	aixw2 db	malw3 d	rmdw2	zzz1b
01 0111 00	exge1 d	bsri1	bsrw1	pinw2
01 0111 01	btsr2	chkm1	chkr1	chkr2
01 0111 1x	dvum1	adrl1	dvur 1	sccb1
01 111x xx	aixw4 b	malw3	ablw1	aixw0
10 0011 0x	ablw1 d	a b113	rmmw1	ablw2
10:0011 10	rrgl2	rrgm1	rrgw2	rset2
10 0011 11	rstp2	rstp5	rstw1	rts3
10 0111 0x	e‡w1	abww1	đvs17 b	adsw2
10 0111 10	srrl4 b	jsaw1	jsaw2	jsaw3
10 0011 11	nber3 b	peaa1	pead1	pinl2
10 1011 00	dvs06	bcsr3 db	link4	dvs03 db
10 1011 01	dvs15	mall1	mall2	mall3
10 1010 1x	rstp3	rall3	ralw2	ragw1
10 1111 0x	rmrl1	bclr4 b	dvs03	dvs1b b
10 1111 1x	srrw3 b	jsrx1	ldmd4	mmr12

FIG. IID

U.S. Patent	Apr. 13, 19	82 Sh	eet 18 of 51	4,32	25,121
	00	01	10	11	
11 0000 0x	asx12	sriw1	srrwl	srrw2	
11 0000 10	rmrl3	roal2	roal3	roal4	
11 0000 11	rom12	rom13	ror13	rorm3	
11 0100 00	cmm13	cmm15	cmm16	cmm17	
11 0100 01	itlx2	itlx3	itlx5	itlx7	
11 0100 10	adr12	mor12	stmw1	btsi1	
11 0100 11	22217	zzz18	22219	zzz1a	
11 1000 0x	leadi	magw1	bcsr2	maww1	
11 1000 1x	mmrw1	mmxw0	morw1	maww2	
11 1100 xx	pdcw1	rrgw1	asbb6	cmmw3	
i					

FIG. IIE

U.S. Patent	Apr. 13, 198	32 She	eet 19 of 51	4,325	5,121
	00	01	10	11	
11 0010 0x	bclm1	jsrd3	cmmw1	rcaw2 b	
11 0010 10	mmrw2 db	bcsr5	bser4	bser6	
11 0010 11	popm6 b	bsri3	bsrw3	btsm1	
11 0110 00	exge2	pdcw2	extr1	extr2	
11 0110 01	pead3	leax4	peax4	adrw2	
11 0110 10	bclm2	mawl2	lmaw2	ablw3	
11 0110 11	zzzle	2221f	zzz20	zzz21	
11 1010 0x	trac2	stmr1	raww1	rmdw1	
11 1010 1x	ldmr4 b	jsaw0	o#w1	jsrd1	
11 1110 xx	o#11 b	smaw2	tsmw1	rorl2 b	
·					

FIG. IIF


Apr. 13, 1982


		IMMEDIATE LINE:		0000	BISI, BCHG, BSEI, BCLR, ORI, ANDI, SUBI, ADDI, EORI, CMPI (RYA) (RYA) (PC) (PC) (RYA)	CHG, BSE (RYA)	ET, BCLF (RYA) +(X)	ζ, ORI,	AMDI,	SUBI, AN) (PC) +(X)	I, OMP	_	
•	RYD	RYA	(RYA)	(RYA)+	(RYA) + -(RYA)	91p+	8p+	ABSW	ABSL	+q16	8p+	*	UNUSED	UNUSED IR[11:6]
A3 A3	A1 04v1 A2 ROAW1 A3	TRAPI	O#W1 ADRW1 MORW1	O#W1 Pinwi Morwi	O#W1 PDCW1 MORW1	ofwi Adswi Morwi	O#W1 A1 XWB MORW1	O#W1 ABWW1 MORW1	O#W1 ABNW1 MORW1	TRAPI	TRAPI	O#W1 STIW1	TRAPI	X01000 00X000 BYTE ANDI, EORI, ORI
4 2 B	A1 0#W1 A2 ROAW1 A3	TRAPI	O#W1 ADRW1 MORL1	O#W1 PINW1 MORLL	O#W1 PCDW1 MORL1	o#w1 Apsw1 Morl1	O#W1 Alxwb Morli	O#W1 ABWW1 MORL1	O#W1 ABLW1 MORL1	TRAPI	TRAPI	O#W1 STIW1	TRAPI	X01001 00X001 WORD ANDI, EORI, ORI
A2 A2	A1 0#L1 A2 ROAL1 A3	TRAPI	O#L1 ADRL1 MORL1	O#L1 PINL1 MORL1	O#L1 PDCL1 MORL1	O#L1 Adsl1 Morl1	OFL! AIXLØ MORL!	O#L1 RBWL1 MORL1	O#L1 ABLL1 MORL1	TRAPI	TRAPI	TRAPI	TRAPI	X01010 00X010 LONG ANDI, EORI, ORI
A2 A3	A1 TRAP1 A2 A3	TRAP1	TRAP1	TRAPI	TRAPI	TRAP I	TRAP1 TRAP1	TRAP1	TRAPI	TRAPI	TRAPI	TRAPI	TRAP1	XX1011 0XX011 X1X011
A2 &	A1 OFW1 A2 ROAW1 A3	TRAPI	O#WI ADRWI MORWI	O#W1 PINW1 MORW1	O#W1 PDCWL MORW1	OFW1 ADSW1 MORW1	O#WI AIKW MORWI	O#W1 ABWW1 MORW1	OFWI ABLWI MORWI	TRAPI	TRAPI	TRAPI	TRAP1	OIXOOO BYTE ADDI, SUBI
A2 A3	A1 0#W1 A2 ROAW1 A3	TRAPI	O∲W1 ADRW1 MORW1	O#W1 PINWI MORWI	O#W1 PDCW1 MORW1	ofw1 Adsw1 Morw1	OFW1 Alxwe Morw1	O#W1 ABWW1 MORW1	O#W1 ABLW1 MORW1	TRAP	TRAPI	TRAPI	TRAPI	OIXOOI WORD ADDI, SUBI
A2 A3	A1 O#W1 A2 ROAL1 A3	TRAPI	O∲L! ADRL! MORL!	O#L! Pinl! Morl!	O#L1 PDCL1 MORL1	O#L1 Adsl1 Morl1	O#L1 AIXL∯ MORL1	O#L1 ABWL1 MORL1	O#L1 ABLL1 MORL1	TRAPI	TRAP1	TRAP	TRAP1	01X010 LONG ADDI, SUBI
A1 A2 A3														
-	000XXX	OOLXXX	OLOXXX	011XXX	0000XXX 001XXX 010XXX 011XXX 100XXX 101XXX 1110XX 111000 111001 111010 111011 111100 111101 111101 111101 111101 111101 111101 111101 111101 111101 111101 111101 111101 111101 111101 1101 1101	101 XXX	110XXX	111000	111001	111010	110111	111100	111101 111111X	FIG. 21A


IR[5:0]


ANDI, EORI, ORI, ADDI, SUBI


IMMEDIATE LINE 0000











U.S. I	Pa	teı	nt	A	pr.	13, 1	198	2		S	She	et 2	26 d	of 5	1		4,325,121
	INSTRUCTION(S)	DIVS, DIVU	ADD, ADDI, ADDQ, DCNT, ASR, IDQ, MOVE	ABCD, ASL	AND, ANDI, CLR, LSL	SUB, SUBI, NEG, SUBQ, LSR, MOVB	CMP, CMPM, CMPI, CHK	MULS, MULU	ROXR, EXT	ROL, SBCD, NBCD, SWAP	ROR, SUBX, NEG, X	NOT, ROXL	ADDX	EOR, EDRI, BCHG, BIST	OR, ORI, BCLR, BSET	TAS, TST, SCC, MOVB	
зге	5	EXT	EXT	EXT	EXT	EXT	EXT	EXT	EXT	EXT	EXT	EXT	EXT	EXT	EXT		•
ONDITION CODE TABLE	4	SLAAX	ASR ANZØA	ASL ANZV'A	LSL ANZØA	LSR ANZØA		ROXR KNZØA	ROXR ANZØA	RDL KNZØA	RDR KNZØA	ROXL ANZØA			EOR		·16. 17


5 INSTRUCTION(S)	EXT DIVS, DIVU	EXT ADD, ADDI, ADDO, DCNT, ASR, LDQ, MOVE	EXT ABCD, ASL	EXT AND, ANDI, CLR, LSL	EXT SUB, SUBI, NEG, SUBQ, LSR, MOVB	EXT CMP, CMPM, CMPI, CHK	EXT MULS, MULU	EXT ROXR, EXT	EXT ROL, SBCD, NBCD, SWAP	EXT ROR, SUBX, NEG, X	EXT NOT, ROXL	EXT ADDX	EXT EOR, EDRI, BCHG, BTST	EXT OR, ORI, BCLR, BSET	TAS, TST, SCC, MOVB	_
4	SLAAX	ASR ANZØA	ASL ANZV'A	LSL ANZØA	LSR ANZØA		ROXR KNZØA	ROXR ANZØA	RDL KNZØA	RDR KNZØA	ROXL ANZBA			EOR		FIG. 17
3	SUBX	ADDX CNZVC	ADD C*DZDC*	AND KNZØØ	SUBX CNZVC	SUBX KNZVC	ADD KNZVC		ADD1 C*DZDC*	SUBX CNZVC	SUBB KNZVC	ADDX CNZVC	EDR KNZØØ	OR KNZØØ		
2	SUB KNZØC	ADD CNZVC	ADDX CDDDD	AND KNZØØ	SUB CNZVC	SUB KNZVC	SUB KNZVC	EXT KNZØØ	SUBX CNZVC	SUBX CNZVC	SUBB KNZVC	ADDX CNZVC	EOR KNZØØ	OR KNZØØ	OR	1 CTER
1	AND KNZØØ	AND KNZØØ 1 KNZKK	AND KNZØØ 1 KNZKK	AND KNZØØ 1 KNZKK	AND KNZØØ 1 KNZKK	AND KNZØØ	AND KNZØØ	AND KNZØØ 1 KNZKK	AND KNZØØ 1 KNZKK	AND KNZØØ 1 KNZKK	AND KNZØØ 1 KNZKK	AND	AND KKZKK	AND KKZKK	AND KNZØØ	K: NO CHANGE D: DON'T CARE A: SPECIAL CHARACTER ORDER: XNZVC C*: CPSW V CINF
	1	7	٣	4	Ŋ	9	7	&	σ,	10	=	12	13	14	15	-


ALU FUNCTION AND CONDITION CODE TABLE


<u> </u>	
S	
ū	


																				_			
				15				31	2				15	12	7	}	7	}	15			15	
				14				77		14				4 4			7			Į.	14		T-4
				13 14 15				ET C						i ∏≝			~		9	7		ជា	•
	Row inhibits					12		21,5					77	22	2 !		12	1	77	•			
	hib			I				#:						= =			Ξ		Ħ			#:	7
	in			10		2		۶						99			10		2			95	
	ğ			6				00	n o	•	σ			თ თ	0	•	0	•	σ			ο σ	
				7 8				7 88	•	7	_		7 8	00 00 ~ ^	8		7 8		7 8			α	0
				9				9	>	•	•		9	. (c	9	•	9			ى د	•	9 9	9
				4. 7.	יט ר	•		4. 	J	· =:			7.			,	7				. L	در الله بري	<u>-</u>
				m				m	~	,	m		m	A) IN)	, M	,	m		ຕີ	. ~	7	~ ~	r
				٦,	4 (•		1 2	4	_	_		~	7	2		_		_ '	4 ~	١ ٧	90	4
œ	-							,	<u>'</u>					_	_	_						_	
9														tog, actit, movw, movi, bec sec, movb									
													,	77									
꿈														Ę									
8	ے ا													8								T ext	,
Ď	tio	shift shift	shift	ž	ă					8				n E	g		ð		ŧ	בן נ	1	ts,	}
E I	Z.	र्फ रि	6	ē	3	a s			div	N.	ğ				Ę	•	DE,		2	ğ		bg tas	}
8	Instruction	long	byte	addy cuby	addx, subx	add, sub			Ę	abod, sbod	and, pra		1	sec, movb	Subq, movb	•	addq, movb	•	haly head	beha, btst	gin,	bolr, bset, ext ori, tas, tst	ì
2		- 3		•	. ro				E	ro .	rg			→ 00	20		æ		2	ם. נ	0	Δ0)
글				=	. =	. =	. =			_		_											_
Ě	- 1			•	_		_			_		•											
Ş						•						'n											
O				ŗ		ū				5													
NOI		• •	.9	ľ	6	, r	6 5		9	9	ø	.9		9		9		9					
NCTION (7 6 °	.9 ./	71 5		71 51					9 2			9 /		7 6		9 /	7			7	
FUNCTION O	oge	7 6	.9 ./	1,			•			-9	7	.9			&	7 6	.8	9 /	7			~ ~	
ALU FUNCTION CONTROL AND CONDITION CODE DECODER	Decode	7 6	1, 6,	1,	•	1,	•			.9 ./	2 6	7, 6			&	9 /	<u>.</u>	9 /	7		<u>.</u>	8 8	,
ALU FUNCTION C	on Decode	7 6	.9 ./	1,	•	1,	•			.9 ./	7 6	7, 6			&	9 /	.	9 /	7		<u>.</u>	8 8	,
ALU FUNCTION C	ction Decode	7 6	1, 6	1,	•	1,	•			.9 ./	7 6	7, 6			80	7 6	. 8	2 6	~		10 9	10' 9' 8' 10' 9 8'	ì
ALU FUNCTION C	struction Decode	2¹· 7 6¹ 2¹ 6		8 7		% 7 .		~.~	7	8 7' 6'	7	8 7' 6'	2.	7		7		7		00	11 10 9	11 10' 9' 8' 11 10' 9 8'	ì
ALU FUNCTION C	Instruction Decode	1 12°. 7 6° 1 12° 6	12' 7'	12 8 7	12 8 6	12 8 7	12 8 6		12' 7	12' 8 7' 6'	12' 7	12' 8 7' 6'		12 7	12	12 7	12	12 7	12'	12' 8	12 11 10 9	12' 11 10' 9' 8' 12' 11 10' 9 8'	
ALU FUNCTION C	Instruction Decode		12' 7'	12 8 7	12 8 6	12 8 7	12 8 6	13' 12 13' 12'	12' 7	12' 8 7' 6'	12' 7	13' 12' 8 7' 6'	E	12 7	12	12 7	12	12 7	12'	12' 8	12 11 10 9	12' 11 10' 9' 8' 12' 11 10' 9 8'	
ALU FUNCTION C	Instruction Decode		12' 7'	12 8 7	12 8 6	12 8 7	12 8 6		13' 12' 7	12' 8 7' 6'	12' 7	13' 12' 8 7' 6'		12 7	12	12 7	12	13, 12	12'	13' 12' 8	13' 12 11 10 9'	12' 11 10' 9' 8' 12' 11 10' 9 8'	
ALU FUNCTION C	Instruction Decode	14 13 14 13	14 13 12' 7'	14 13' 12 13' 12 8 7'	13, 12 8 6	13' 12	13, 12 8 6	14' 13' 14' 13'	13' 12'	13' 12' 8 7' 6'	13' 12' 7	13' 12' 8 7' 6'	14' 13'	13' 12 7	13' 12	13, 12	13, 12	13' 12 7	14' 13' 12'	14' 13' 12' 8	14' 13' 12 11 10 9'	13' 12' 11 10' 9' 8' 13' 12' 11 10' 9' 8'	
ALU FUNCTION C	Instruction Decode	14 13 14 13	14 13 12' 7'	14 13' 12 13' 12 8 7'	13, 12 8 6	13' 12	13, 12 8 6	ы ы	13' 12'	13' 12' 8 7' 6'	13' 12' 7	13' 12' 8 7' 6'	14' 13'	13' 12 7	13' 12	13, 12	13, 12	13' 12 7	14' 13' 12'	14' 13' 12' 8	14' 13' 12 11 10 9'	13' 12' 11 10' 9' 8' 13' 12' 11 10' 9' 8'	
ALU FUNCTION C	i Instruction Decode	14 13 14 13	14 13 12' 7'	14 13' 12 13' 12 8 7'	13, 12 8 6	13' 12	13, 12 8 6	14' 13' 14' 13'	13' 12'	13' 12' 8 7' 6'	13' 12' 7	13' 12' 8 7' 6'	14' 13'	13' 12 7	13' 12	13, 12	13, 12	13' 12 7	14' 13' 12'	14' 13' 12' 8	14' 13' 12 11 10 9'	13' 12' 11 10' 9' 8' 13' 12' 11 10' 9' 8'	
ALU FUNCTION C		14 13 14 13	14 13 12' 7'	14 13' 12 13' 12 8 7'	15 13' 12 8 6'	15 13 12 8 7	i 15 13' 12 8 6'	15 14 13	15 13' 12' 7	15 13' 12' 8 7' 6'	1 15 13' 12' 7	i 15 13' 12' 8 7' 6'	15 14 13	15' 13' 12 7	15' 13' 12	i 15' 13' 12 7	15' 13' 12	i 15° 13° 12 7	15' 14' 13' 12'	15' 14' 13' 12' 8	15' 14' 13' 12 11 10 9'	15' 13' 12' 11 10' 9' 8'	
ALU FUNCTION C		14 13 14 13	14 13 12' 7'	14 13' 12 13' 12 8 7'	15 13' 12 8 6'	15 13 12 8 7	i 15 13' 12 8 6'	14' 13' 14' 13'	15 13' 12' 7	15 13' 12' 8 7' 6'	1 15 13' 12' 7	i 15 13' 12' 8 7' 6'	15 14 13	15' 13' 12 7	15' 13' 12	i 15' 13' 12 7	15' 13' 12	i 15° 13° 12 7	15' 14' 13' 12'	15' 14' 13' 12' 8	15' 14' 13' 12 11 10 9'	13' 12' 11 10' 9' 8' 13' 12' 11 10' 9' 8'	


य स स स	5				· - , · · · · · · · · · · · · · · · · · · ·	រ រ រ រ រ រ
4444	_ 7 4					77777
aaa a	13					ដងដងដ
	12					222222
= ===	7	Π	###	=======================================	#	#####
2222	ន	10	97	2	ខ្ល	99 9999
თიი ი	σ	9	9	6	9	0 00000
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	7 8	00	∞ ∞	∞ ∞	œ	2
و و و و و						99 9
വ വ	Ω.		S.	N O	សស	លល លល់លល
4444	4		4	4.4	44	4 44444
	c	c	ω ω	က	m	— თოთოო
7 77 7	2	7	2 2	6	7	00 0000
	-					ананан











		UNUSED IR[11:6]	,	XXX100 DYNAMIC BIST		DINAMIC BUHG		XXXIII DYNAMIC BSET		XXXIIO DYNAMIC BCLR	100000	STATIC BIST	100001 STATIC BCHG	100011 STATIC BSET	100010 STATIC BCLR
H		UNUSED	TRAPI		TRAP1		TRAP1		TRAP1		TRAP1		TRAPI	TRAP1	TRAP1
BIST, BCHG, BSET, BCLR, ORI, ANDI, SUBI, ADDI, EORI, CMPI (RVA)		*	E#W1 BTS11		TRAP1		TRAP1	TRAPI		TRAPI			TRAP 1	TRAPI	TRAP1
VDDI, EC	(X)	8p+	AIXWI	BTSM1	TRAPI	:	TRAPI		TRAP1		O#W1 AIXW	BTSM1	TRAPI	TRAPI	TRAP1
SUBI, /	(PC)	+q16	ADSW1	BTSM1	TRAPI		TRAPI		TRAP1		O#W1 ADSW1	BTSMI	TRAPI	TRAPI	TRAPI
ANDI,		ABSL	ABLW1	BTSM1	ABLW1	BCSM1	ABLWI	BCSM1	ІМТЯН	BCLM1	O#W1 ABLW1	BTSMI	O#W1 ABLW1 BCSM1	O#W1 ABLW1 BCSM1	O#W1 ABLW1 BCLM1
R, ORI,		ABSW	ABWW1	BTSMI	ABWI	BCSM1	IMMEV	BCSM1	ABWW1	BCLM1	O#W1 ABWW1	BISMI	O#W1 ABWW1 BCSM1	O#W1 ABWW1 BCSM1	O#W1 ABWWL BCLM1
ET, BCL	(X)+	8p+	ALXWØ	BTSM1	AI XW	BCSM1	AIXWØ	BCSM1	AIXWØ	BCLM1	O#W1 AIXWØ	BISMI	O#WI AIXW BCSMI	O#W1 Alxwø Bcsmi	O#W1 AIXWØ BCLM1
CHG, BS	(RYA)	91p+	ADSW1	BTSM1	ADSW1	BCSM1	ADSWI	BCSM1	ADSWI	BCLM1	O#W1 ADSW1	BISMI	O#W1 ADSW1 BCSM1	O#W1 ADSW1 BCSM1	O#W1 ADSW1 BCLM1
BISI, B		(RYA)+ -(RYA)	PDCWI	BTSM1	PDCW1	BCSM1	PDCW1	BCSM1	PDCW1	BCLM1	O#W1 PDCW1	I MC 1 G	O#W1 PDCW1 BCSM1	O#W1 PDCW1 BCSM1	O#W1 PDCW1 BCLM1
0000		(RYA)+	PINML	BTSMI	PINWL	BCSM1	PINWI	BCSM1	PINWI	BCLM1	O#W1 PINW1 RTCM1	DISMI	O#WI PINWI BCSMI	O#W1 PINW1 BCSM1	O#W1 PINW1 BCLM1
		(RYA)	ADRWI	BTSM1	ADRW1	BCSM1	ADRW1	BCSM1	ADRW1	BCLM1	O#W1 ADRW1 RTSW1	THETO	O#W1 ADRW1 BCSM1	O#W1 ADRW1 BCSM1	O#W1 ADRW1 BCLM1
IMMEDIATE LINE:		RYA	MPIWI		MP IL 1		MPOL 1		MPOWI		TRAPI		TRAP1	TRAP1	TRAPI
IMME		RYD	AI BTSR1		A1 BCSR1		BCSR1		BCLRI		Al O#W1 A2 BTSR1 A3		A1 0#W1 A2 BCSR1 A3	A1 0#W1 A2 BCSR1 A3	A1 O#W1 A2 BCLR1
			Al	1 2	A1 A2	A3	A1	A3	A1	£8	A1 A2 A3	3	A1 A2 A3	A1 A2 A3	A1 A2 A3

IMMEDIATE LINE 0000 BTST, BCHG, BSET, BCLR

IR[5:0]

	5]	BYTE	WORD	LONG							
	UNUSED IR[11:6]	110000 BYTE CMPI	110001 WORD CMPI	110010 LONG CMP1							
_	UNUSED	TRAPI	TRAPI	TRAPI						101111	11111X
BIST, BCHG, BSET, BCLR, ORI, ANDI, SUBI, ADDI, EORI, CMPI	*	TRAPI	TRAP1	TRAPI						111100	
DDI, EO	(X) +4 40 40 40 40 40 40 40 40 40 40 40 40 40		TRAP1	TRAPI						110111	
SUBI, A	(PC) +d ₁₆	TRAPI	TRAP1	TRAPI			:			111010	C
ANDI,	ABSL	O#W1 ABLW1 CPDW1	O#W1 ABLW1 CPDW1	Oft.1 Abli.1 CPDL.1						111001	FIG 21C
R, ORI,	ABSW	OW#1 ABWW1 CPDW1	O#WI ABWWI CPDWI	OFL 1 ABWL 1 CPDL 1						111000	Ī
ET, BCL	(K & + + + + + + + + + + + + + + + + + +	0 4.0	OffVI AIXWD CPDWI	OFL! AIXLØ CPDL!						110XXX	
CHG, BS	(RYA) +416	OW#1 ADSW1 CPDW1	o≠wi Adswi CPDWi	o#li adsli cpoli						101XXX	
BTST, B	(RYA)+ -(RYA)	OW#1 PDCW1 CPDW1	O#W1 PDCW1 CPDW1	o#Ll PDCLl CPDLl						100XXX	I.
0000	(RYA)+	O#W1 PINW1 CPDW1	ofui Pinui CPDWI	OFL! PINL! CPDL!						011XXX	OO CMPI
	(RYA)	O#W1 ADRW1 CPDW1	OFWI ADRWI CPDWI	OFL 1 ADRL 1 CPDL 1						010XXX	INE 0000
IMMEDIATE LINE:	RYA	TRAPI	TRAPI	TRAPI						0000XXX 001XXX 010XXX 100XXX 101XXX 110XXX 111000 111001 111010 111011 111100 111101	IMMEDIATE LINE
IMME	RYD	A1 04W1 A2 RCAW1 A3	A1 04W1 A2 RCAL1 A3	A1 OFL1 A2 RCAL1 A3						000XXX	IMME
		A2 &	A2 A3 A3	A 22 A 3	42 E	A1 A3	A1 A2 A3	A1 A2 A3	A1 A2 A3		

DESTINATION			RXD XXX000	V A A	XXX001	,	(RXA) XXX010		(RXA)+ XXX100		-(RXA) XXX 100		(RXA)+416 XXX101		(RXA)+(X)+d8 XXX110) !	ABSW 000111		ABSL	UNUSED	1XX111		
	TANIMI	TRAPI		TRAPI		TRAP1		TRAP1		TRAP1		TRAP1		TRAP1		TRAP1		TRAP1		TRAPI		1111101 11111X	
	**	E#WI	RRGWI	TRAP1		E#W1	RMRWI	E#41	E#V1 RMTV1		ROPENI	E#W1	IMODAI	E#W1	E#V1 RMXWØ		E#W1 RAWW1		RALWI	TRAPI		111100	
	(PC) + (X) + de	~	MRGWI	TRAPI		AIXW	MMRWI	IXMØ1	MMIWI	AIXM	HOOKW1	AIXW	MANDWI	AIXW	MAXM	AIXW	MAW1	AIXWØ	MALWI	TRAPI		110111	$\overline{}$
	(PC)	ADSWI	MRGWI	TRAP1		ADSW1	HOMING 1	ADSW1	MIMI	ADSW1	NO-OW I	ADSW1	MOMDW1	ADSW1	MMXMB	ADSW1	MAW1	ADSW1	MALWI	TRAPI)	F 16. 21L
	ABSL	ABLWI	MRGWI	TRAPI		ABLW1	MMKW1	ABLWI	MMIMI	ABLW1	HODUN 1	ABLW1	MODEL	ABLW1	MMXMB	ABLW1	MAWI	ABLWI	MALWI	TRAPI		֓֞֞֜֝֓֓֓֞֝֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֓֡֓֡֓֡֓֡	T 5
,) ABSW	ABWI	MRGWI	TRAP		ABWI	PPIRV1	ABW1	MMIWI	ABWV1	NPD4W1	ABWW1	MODAI	ABW1	HHXMD	ABW1	MAWI	ABWW1	MALWI	TRAPI	00011	7771	
	(RYA) +(X) +da	Y	MRGWI	TRAPI		AIXW	HMRW1	AIXM	MMIWI	ALXW	HOMEN	AIXM	MODAI	YIXM	MAXME	MXIV	MANNI	GMXIV	MALWI	TRAPI	110888		
SOURCE	(RYA) +416	ADSW1	MRG#1	TRAPI		ADSW1	MOURW 1	ADSW1	MMIWI	ADSW1	HEDUN]	ADSW1	MUDMI	ADSW1	HHXW	APSW1	MAWI	ADSW1	MALWI	TRAPI	101		
8	(RYA)+ -(RYA)	PDCWI	MRGWI	TRAPI		PDCW1	MMKWI	PDCW1	MMIWI	PDCW1	MONTH 1	PDCW1	MMDW1	PDCW1	MWXMM	PDCW1	MAW1	PDCW1	MALWI	TRAP1	100XXX		
	(RYA).	PINNI	MRGW1	TRAPI		PNWL	MMKW1	PINWI	MIMI	PINWI	MOMENT	PINNI	MODAL	PINWI	MXXM	PINNI	MAWI	PINWI	MALWI	TRAPI	01 1 XXX		
	(RYA)	ADRWI	MRGW1	TRAP1		ADRWI	MARWI	ADRW1	MMIMI	ADRW1	MONTH	ADRWI	MMDW1	ADRW1	MAXM	ADRW1	MAWI	ADRWI	MALWI	TRAP1	010XXX	Ş	3
E BYTE	RYA	TRAPI	•	TRAP1		TRAPI		TRAPI		TRAPI		TRAPI		TRAP1		TRAPI		TRAPI		TRAP1	000XXX 001XXX 010XXX 100XXX 100XXX 11XXX 11XXX 100XXX 100XXX	BYTE 0001	2
MOVE	RYD	RRGW1		TRAPI	_	KMRW1		RMIWI		RMD/W]		RMDWI		RMXWØ		RAWW]		RALWI		TRAP1	000xxx	MOVE	
		A1	A 3	425	₹ :	7	A 3	¥ 2	A3	A1	A3	A1	A3	¥ 7	A3	¥2	A3	¥2	A3	<u> </u>			

DESTINATION	IR[11:6]		XXX000	3	KXA XXX001	(1,11)	XXX010		XXX011		-(RXA) XXX100	,	(RXA)+416 XXX101		(RXA)+(X)+d8 XXX110		ABSW 000111	į	ABSL 001111	UNUSED	1XX111		
	UNUSED	TRAPI		TRAP1		TRAPI		TRAPI		TRAPI		TRAP1		TRAP1		TRAPI		TRAP1		TRAPI		1111101	11111X
	*	E#L1	KKGL I	E#1.1	KKGL 1	E#L1	KHKL I	E#L1	171 E	E#L1	Kreell	E#L1	MATOL I	E#11	KHYTE	E#L1	KAWLI	E#L1	KALL1	TRAPI		000XXX 001XXX 010XXX 011XXX 100XXX 101XXX 1110XX 111000 111001 111010 111011 111100 111101	
,	£ \$	AIXL6	MRGL 1	AIXL6	MRGL 1	AIXL6	MMRL 1	AIXLØ	MMIL1	AIXL@	MMIL!	AIXL6	MMDL 1	AIXLØ	MMX1.0	ØTXIV	MAWL1	AIXLØ	HALL	TRAP1		1110111	Ш
	(PC) +416	ADSL1	MRGL 1	ADSL1	MRGL 1	ADSL1	MART I	ADSL1	MMILI	ADSL.1	MPMI, 1	ADSL1	MPMDL1	ADSL1	MMXL.6	ADSL1	HAWL!	ADSL1	MALL!	TRAPI		111010	F1G. 21E
	ABSL	ABLL	MRGL 1	1 TTBY	MRGL 1	1 TIEV	MMRL 1	17788	MMIL1	ABLL1	MOMIL!	ABLL1	MOCDL1	ABLL1	MMXL.6	ABLLI	MAWL1	ABLL1	MALL 1	TRAPI		111001	Ē
	ABSW	ABWL 1	MRGL 1	ABWL 1	MRGL.1	ABWL 1	MMRL1	ABWL 1	MMIL1	ABWL1	MOMEL	ABWL1	MMDL 1	ABWL 1	MMXI.6	ABWL1	MAWL 1	ABWL.1	MALL	TRAP1		111000	
(1111)	+48 +48	AIXLØ	MRGL 1	ؙIY	MRGL 1	AIXL#	MMRL.1	Ø1XI¥	WIL!	AIXLØ	MMML.1	ØTXIV.	MMDL.1	WIXT'	MMXL.6	AIXLØ	MAWL.1	AIXLØ	MALLI	TRAPI		110XXX	
SOURCE	(RYA) +d16	ADSL1	MRGL 1	ITSQV	MRGL 1	ADSL1	MMRL 1	ITSOY	MMIL1	ADSL1	MMMI.1	ADSL1	MO(DL1	ADSL1	HOUXE 6	APSL1	MAWL.1	ADSL1	MALL 1	TRAPI		101 XXX	
SOU	(RYA)+ -(RYA)	PDCL1	MRGL.1	PDCL1	MRGL 1	PDCL1	MMRL.1	PDCL1	MMIL1	PDCL1	MOMIL 1	PDCL1	MMDL 1	PDCL1	MPKXI, Ø	PDCL1	MAWL 1	PDCL.1	MALL.1	TRAP1		100XXX	
		PINLI	MRGL 1	PINL1	MRGL 1	PINL1	MMRL 1	PINL	MILI	PINL1	MMML.1	PINL	MMDL 1	PINL	MMXL.6	PINL	MAWL 1	PINL	MALL 1	TRAPI		.011XXX	
	(RYA)	ADRL1	MRGL 1	ADRL1	MRGL 1	ADRL 1	MMRL 1	ADRL1	MMIL1	ADRL1	MMIL.1	ADRL1	MMDL 1	ADRL1	MAXIL®	ADRL1	MAWL.1	ADRL 1	MALL	TRAPI		010XXX	0010
MOVE DOUBLE	RYA	RRGL 1		RRGL 1		RMRL 1		RM IL 1		RMML 1		KMDL 1		RMXL.Ø		RAWLI		RALL 1		TRAPI		001XXX	MOVE DOUBLE 0010
MOVE	RYD	A1 RRGL1		RRGL 1		RMRL 1		RM IL 1		RMML1		RMDL 1		RMXLØ		RAWL.1		RALL 1		A1 TRAP1 A2		000XXX	MOVE
		A1	45	A1	1.5	A1	E	A1		A1	A S	A1	43	A1	£5	A 5	S	4	A3	41 42	A3		

		R[11:6]	-	RXD	200	RXA	100355	(RXA)	010000	(RXA)+	11000	-(RXA)	VXX100	(RXA)+d16	XX 101	(RXA)+(X)+d8	xxx 110	ABSW	000111	ABSL	UNUSED	IXXIII		
		UNUSED	TRAP1		TRAPI		TRAPI		TRAP		TRAPI		TRAPI		TRADI	1 1001	TDAD		TPADI		TRAP1		111101 11111X	
		•	E#V1	KKGWI	E#W1	RRGMI	EFW1	RMRWI	E#N]	RMIMI	E#W.	RPPMI	E#W]	MOM	E-FW1	RMXMB	RAWI	RAWN1	RAWI	RALWI	TRAPI		1111100	
		- F	AIXM	MRGWI	AIXIM	K G	ALXIM	MARK	AIXW	E POUCE	ALXM	7000	AIXW	200	ALXM	MACYTEM	ALXM	MAGE	AIXM	MALWI	TRAPI		1110111 2F	:
	(PC)	91 _p	ADSWI	MRGWI	ADSW1	HRGH!	ADSW1	PO(RV)	ADSW1	NOOCA 1	ADSW1	NO CO	ADSW1	MONOG	ADSW1	MAXING	ADSW1	MAUTU	ADSW1	MALWI	TRAPI		111010 111011 FIG. 21F	; ;
	. 4	ABSL	ABLWI	HRGWI	ABWIL ABLWI	MRGM1	ABLW1	HPRW1	ABLWI	MODEN 1	ABLWI	MAN	ABLWI	MP(DW)	ABLWI	MHXM	ABLWI	HAWVI	ABLWI	MALWI	TRAPI		111001	
	~	WCGA V	TMMGW	MRGWI	ABWI.	MRGM1	ABWWI	MOKEW I	ABW1	MMMMI	ABWW1	MANA	ABWV1	MMIDWI	ABWI	MAXM	ABWW1	MAWI	ABWI	MALWI	TRAP1		111000	
,	(RYA) +(X) +do	4	DAVIG	MRGW1	ALXW	MRCM1	ALXIN	HOURW 1	MXIV	MODEN	AIXM	MOON!	MXIV	HP(DW1	ALXIM	MXM	AIXW	HAWW1	ALXW	MALWI	TRAPI		110XX	
SOURCE	(RYA)	<u> </u>		MRGWI	ADSW1	MRCM1	ADSWI	HOHRW 1	ADSWI	HODEN 1	ADSW1	MODEN!	I MSQ"	MMDW1	ADSW1	MHXXM	APSW1	MAWI	ADSW1	MALWI	TRAPI		101223	
8	(RYA)+ -(RYA)	PDCW1		MRGWI	PDCW1	MRGM1	PDCWI	HOMRW 1	PDCWI	HOPOGW 1	PDCW1	HOPENI	PDCW1	MODWI	PDCW1	MAXM	PDCW1	MAWI	PDCW1	MALWI	TRAP1	20001	1004	
	(RYA)	PINNI		MRGWI	PINNI	MRGM1	PINMI	MMRW1	PINNI	HIMMM I	PINWI	MADAWI	PINWI	MMDW1	PINWI	MAXM	PINNI	MAWI	PINMI	MALWI	TRAPI	1 1 2 2 2	1000	
	(RYA)	ADRW1		MKGW1	ADRW1	MRGM1	ADRWI	MMRW1	ADRWI	MOMM!	ADRW1	MMMMI	ADRWI	MP(DW]	ADRWI	MAXW	ADRW1	MAWN	ADRW1	MALWI	TRAP1	XXX010	0011	
E WORD	RYA	RRGWI	•		RRGMI	1	RMRW1		RMIWI		RUMW]		RMDWI		RMXWØ		RAW1		RALWI		TRAPI	001XXX		
MOVE	RYD	RRGW1		_	K K C K		RMRWI		RMINI		ROPENI		REDAI		RHXWØ		RAWW]		RALWI		TRAPI	000XXX	MOVE WORD	
		A1	35	: 5	4 2	S	3 3	A3	₹\$	A 3	<u> </u>	£5	72	A3	A1	A3	7 2	A3	¥2		222			

		UNUSED IR[11:6]	OXX000 BYTE	CLK NEG NEGX NOT	OXX001 WORD	CLR NEG NEGX NOT	OXX010 LONG	CLR NEG NEGX NOT		000011 MFST	001011 11X000 11000x		010011 MTCC		011011 MTST		100 000 BYTE NBCD		FIG.21G
		UNUSED	TRAPI		TRAPI	-	TRAP1		TRAP1		TRAP1	TRAPI		TRAP1		TRAPI		1111101	11111X
		*	TRAP1		TRAPI		TRAP1		TRAP1		TRAPI	E#W1	RSTWI	E#W1	RSTWI	TRAP1		111100	
	(PC) +(X)	8p+	TRAPI		TRAP1		TRAPI		TRAP1		TRAP1	AIXWØ	MSTWI	AIXWØ	MSTWI	TRAP1		1110111	
	(PC)	4d16	TRAPI		TRAP1		TRAP1		TRAP1		TRAPI	ADSWI	MSTW1	ADSW1	MSTW1	TRAP1		111010	•
		ABSL	ABLWI	NNMW1	ABLW1	NNMMI	ABLL1	NNML.1	ABLWl	STMWI	TRAPI	ABLWI	MSTWI	ABLWI	MSTWI	ABLW1	NBCM1	111001	ST NBCD
		ABSW	A.B.W.I	NNWW1	ABWI	NNMM1	ABWL 1	NNMT 1	IMMEV	STMW1	TRAPI	ABWWI	MSTW1	ABWW1	MSTW1	ABW1	NBCM1	111000	MTCC MI
	(RYA) +(X)	4dg	AIXW	NNMWI	ØMXIV	NNMMI	AIXLØ	NNML 1	AIXW	STMWl	TRAPI	AIXWØ	MSTWI	MXIA	MSTWI	AIXWØ	NBCM1	0000XXX 001XXX 010XXX 011XXX 100XXX 110XXX 111000 111001 111010 111011 111100	CLR NEG NEGK NOT MFST MTCC MTST NBCD
	(RYA)	+q16	1MSQV	NNMW1	ADSWI	NNMW]	17SQY	NNML.1	ADSW1	STMWI	TRAP1	ADSW1	MSTWI	ADSWI	MSTW1	APSWI	NBCM1	101XXX	NEGX NO
		(RYA)+ -(RYA)	PDCW1	NNMW1	PDCW1	NNMW1	170aa	NNML.1	PDCW1	STMWI	TRAPI	PDCW1	MSTWI	PDCW1	MSTWI	PDCW1	NBCM1	100XXX	LR NEG
0100		(RYA)+	PINWI	NNMWI	PINWI	NNHW1	PINLI	NNML.1	PINWI	STMWI	TRAPI	PINWI	MSTWI	PINWI	MSTWI	PINWI	NBCMI	011XXX	
MISCELLANEOUS LINE		(RYA)	ADRW1	NNMW1	ADRWI	NNW1	ADRL1	NNML1	ADRWI	STMWI	TRAPI	ADRW1	MSTWI	ADRW1	MSTWI	ADRW1	NBCM1	010XXX	MISCELLANEOUS LINE 0100
ELLANEO		RYA	TRAPI		TRAP1		TRAP1		TRAPI		TRAPI	TRAPI		TRAPI		TRAPI		001XXX	SLLANEOU
MISC		RYD	A1 NNRW1 A2		Al MNRW1		NNRL1		STRWI		TRAP1	RSTW1		RSTWI		NBCR1		000xxx	MISCI
			4 5	A 3	A1	3	A1	A3	A1	ઇ	A2 A3	A1	£ 5	A1	A3	A1	£3		


IR[5:0]

בול לוב	r 16. Z11	UNUSED IR[11:6]	xxx 100	xxx 101		XXX 110	XXX 111 LEA	111 010 JSR	111 011 Jee	111 001 RTS TRAP LINKUNLK MUSP	IRPV RESET NOP STOP RTE RTR		111101 IIIIIX NOP, STOP, RTE, RTR
	_	UNUSED	TRAPI	TRAP1	TRAPI		TRAPI	TRAP1	TRAP1	RTS	110101		HILLOI HILLX NOP, ST
		*	TRAPI	TRAP1	E#411	CHKR	TRAPI	TRAP1	TRAPI	RTR	110111		111100 RESET,
	(bc) +(x)	8p+	TRAP1	TRAP1	ALXIA	CHICHI	LEAKØ	JSRXØ	ЭмР ХØ	RTE	110011		111011 TRPV,
	(<u>b</u> C)	91 _{p+}	TRAPI	TRAP1	ADSW1	CHIONI	LEAD1	JSRD1	JMPD 1	STOP1	110010 110011 110111 110101		010XXX 011XXX 100XXX 101XXX 110XXX 111000 111001 111010 111011 111100 111101 11111X E 0100 LINK, UNLK, CHK, LEA, JSR, JMP, RTS, TRAP, MUSP, TRPV, RESET, NOP, S
		ABSL	TRAPI	TRAPI	ABLW1	CHKM1	LAAL 1	JSAL 1	JMAL I	B (NOP)	110001		111001 S, TRAP
		ABSW	TRAPI	TRAPI	ABWW1	CHRM1	LAAWI	JSAWØ	JMAWI	RSET1	110110 110000		111000 JMP, RT
	(RYA) +(X)	8p+	TRAPI	TRAPI	AIXW	СНКИ	LEAXØ	JSRXØ	JMP XØ	TRPV1	110110		110xxx
	(RYA)	91 _{p+}	TRAPI	TRAPI	ADSW1	CHRM1	LEAD1	JSRDI	JMPD 1	SUSPI			101XXX HK, LE/
		(RYA)+ -(RYA)	TRAP1	TRAPI	PDCW1	CHKM1	TRAP1	TRAP1	TRAP 1	LUSPI			100XXX UNLK, C
0100		(RYA)+	TRAPI	TRAPI	PINWI	CHKM1	TRAPI	TRAPI	TRAP 1	UNLKI			OLIXXX LINK,
US LINE			TRAPI	TRAPI	ADRWI	CHICHI	LEAAI	JSRA1	JMPAI	LINKI			010XXX
MISCELLANEOUS LINE		RYA	TRAPI	TRAPI	TRAPI		TRAP1	TRAP 1	TRAPI	TRAP1	110100		
MISC		æ	A1 TRAP1 A2 A3	TRAP1	CHKR.1		TRAP1	TRAP 1	TRAPI		00 XXXX		000XXX 001XXX
			A 2 2	A1 A3	A2	A3	A 2 A	A 2 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	A 2 &	2 & &	;	A2 A3	MIS

		. IR[8:6]	BYTE	(RXD)+(EA) → RXD	WORD	001 (RXD)+(EA) - RXD	LONG	$(RXD)+(EA) \longrightarrow RXD$	BYTE	011 OP (EA) - EA	BYTE	100 (EA)+(RXD) → EA	WORD	$\begin{array}{c} 101 \\ (EA) + (RXD) \longrightarrow EA \end{array}$	LONG	$110 \qquad (EA) + (RXD) \longrightarrow EA$	BYTE	111 OP (EA) → EA		
		UNUSED	TRAPI		TRAP1		TRAP1		TRAP1		TRAP1		TRAP1		TRAP1		TRAP1] []	111111
	4	•	TRAPI		TRAPI	····	TRAPI		TRAP1		TRAP1		TRAPI		TRAP1		TRAP1		111100 111101	
	(PC) + (X)	8p	TRAPI		TRAP1		TRAPI		TRAPI		TRAPI		TRAPI		TRAPI		TRAP1		110111	21)
	(PC)	9I _D	TRAPI		TRAPI		TRAPI		TRAPI		TRAP1		TRAP1		TRAPI		TRAPI		111010	FIG. 21
	A POT	Teas	ABLW1	MAQW1	ABLWI	MAQWI	ABLL 1	MAQL 1	ABLW1	SCCB1	ABLWI	HAQW1	ABLWI	MAQWI	ABLL1	MAQL 1	ABLW1	SCCB1	111001	
	ARGU		ABWWI	MAQWI	ABWW1	MAQWI	ABWL.1	MAQL 1	ABWW1	SCCB1	ABWWI	HAQW1	ABWI	MAQWI	ABWL.1	MAQL 1	ABWI	SCCB1	111000	
	(RYA) + (X)	ָ ק	AIXW	MAQWI	genx ty	MAQWI	AIXLØ	MAQL 1	MXIV	SCCB1	ALXW	MAQWI	AI XWØ	MAQWI	AIXL.	MAQL 1	AIXW	SCCB1	010XXX 011XXX 100XXX 101XXX 110XXX 111000 111001 111010 111011	
~	(RYA) +d16	- L.	ADSWI	MAQW1	ADSWI	MAQWI	ADSL1	MAQL 1	ADSWI	SCCB1	ADSW1	MAQWI	ADSWI	MAQWI	ADSL1	MAQL 1	ADSWI	SCCB1	101XXX	
c, SUBC	(RYA)+ -(RYA)		PDCWI	MAQWI	PDCW1	MAQWI	PDCL1	MAQL 1	PDCW1	SCCBI	PDCW1	MAQWI	PDCWI	MAQWI	PDCL1	MAQL 1	PDCW1	SCCB1	100XXX	, subq
ADDQ, Scc, SUBQ	(RYA)+	li ma an	FINMI	MAQW1	PINWI	MAQWI	PINLI	MAQL 1	PINWI	SCCB1	PINWI	MAQW1	PINWI	MAQWI	ANL.1	MAQL 1	PINNI	SCCB1	011XXX	ADDQ, Scc, SUBQ
V 1010	(RYA)	Anoth	ADKW1	MAQWI	ADRWI	MAQWI	ADRL1	MAQIL 1	ADRW1	SCCB1	ADRW1	MAQW1	ADRW1	MAQWI	ADRL 1	MAQL 1	ADRWI	SCCB1	010XXX	0101 AE
ADDQ LINE	RYA	TDADI			RAQL 1		RAQL 1		TRAP1		TRAP1		RAQL 1		RAQL 1		TRAPI		001 XXX	
ADDC	RYD	DA CEUT			RAOWI		RAQL 1		SCCR1		RAQW1		RAQWI		RAQL 1		SCCR1		000XXX 001XX	ADDQ LINE
		4	3	A3	A1	£3	A2	A3	A1 A2	S	A1	A3	A1 A2	S	A1	A3	A1 A2	£		

IR[5:0]


	UNUSED IR[11:6]	XXX000 1XXX00 X1XX00	XX1X00 XXX01X XXX0X1	000100	00011X 0001X1						
	UNUSED	BBCI 1	BBCI 1	BSRII	BSRI 1					101111 X11111	
	*	BBCI 1	BBCI 1	BSRII	BSRII					111100	天
(PC)	(X)+ +q8	BBCII	BBCI 1	BSRII	BSRII					000000 001XXX 010XXX \$11XXX 100XXX 101XXX 110XXX 111001 11101 111011 111100 111101 0001XX 0001XX 000XX	FIG. 21K
	(PC) +416	BBCII	BBC11	BSRII	BSRII					111610	LL.
	ABSL	BBCI 1	BBCI1	BSR11	BSRII					111001	
	ABSW	BBCII	BBCII	BSRII	BSRII					111000	
(RYA)	(X) + + + + + + + + + + + + + + + + + + +	BBCII	BBCII	BSRII	BSRII					110XXX	
	(RYA) +d ₁₆	BBCI 1	BBCI1	BSRI1	BSRII					101XXX	
BSR	(RYA)+ -(RYA)	BBCII	BBCI1	BSRII	BSRII			·		100XXX	SR
Ollo Bcc, BRA, BSR	(RYA)+	BBCI1	BBCI1	BSRII	BSRII					∲ 11XXX	IIIXXI LINE 0110 Bcc, BRA, BSR
110 Bcc	(RYA)	BBCI1	BBCII	BSRII	BSRII					010XXX	10 Bcc,
	RYA	BBCI 1	BBCI1	BSRII	BSR11					001XXX 0001XX 000X1X	IIIXXI LINE OI
Bcc LINE	RYD	A1 BBCW1 A2 A3	BBCI 1	BSRW1	BSRII					000000	Bcc]
	•	A2 A3	A2 A3	A & &	A1 A2 A3	A1 A2 A3	A1 A2 A3	A1 A2 A3	A1 A2 A3		



	TR[1].0]=vvv		BYTE	000 (RXD)+(EA) → RXD	WORD	001 (RXD)+(EA) → RXD	LONG	010 (RXD)+(EA) - RXD		011	BYTE	100 (EA)+(RXD) → EA	WORD	101 (EA)+(RXD) → EA	LONG	110 (EA)+(RXD) - EA		111			
		UNUSED	TRAPI		TRAPI		TRAP1		TRAP1		TRAP1		TRAPI		TRAPI		TRAPI		111101	11111X	
		*	E#W1	KOKWI	E#MI	RORW 1	B#L1	RORL.	E#W1	DWURI	TRAPI		TRAPI		TRAPI		E#WI	DVS#2	11100	_	
	(PC) +(X)+		AIXW	ROMW1	AIXW	ROMWI	AIXLØ	ROML 1	AIXW	DVUMI	TRAPI		TRAP1		TRAP1		A1 XWB	DVSØ1	1110111	FIG. 21 M	
	(PC)	4d16	ADSW1	ROMWI	ADSW1	ROMW1	ADSL1	ROML 1	ADSW1	DVUMI	TRAP1		TRAPI		TRAPI		ADSW1	DVSØ1	111010	- 16.	
		ABSL	ABLWI	ROHW 1	ABLWI	ROMW1	ABLL 1	ROMIL 1	ABLWI	DVUMI	ABLW1	MORW1	ABLWI	MORWI	ABLLI	MORL 1	ABLWI	DVS#1	111001		
		ABSW	ABWI	ROMW1	ABWI	ROHWI	ABWL.1	ROML.1	ABW	DVUMI	ABWWI	MORW1	ABWW]	MORW1	ABWL.1	MORL1	ABWI	DVS#1 DVS#1	111000		
	(RYA) +(X)	8p+	ALXW	ROHWI	MXIV	ROMWI	VIXT (ROML 1	AIXW	DVUMI	AIXWØ	MORWI	ALXW	MORWI	AIXL6	MORL 1	ALXW		110XXX		
SBCD	•	91 _{P+}	ADSWI	ROMWI	ADSW1	ROMWI	ADS1.1	ROML 1	ADSW1	DVUM1	ADSW1	MORW1	ADSWI	MORW1	ADSL1	MORL 1	ADSW1	DVSØ1 DVSØ1	101 XXX	ę	
DIVU, DIVS, S	,	(RYA)+ -(RYA)	PDCW1	ROMWI	PDCW1	ROMWI	PDCL.1	ROML 1	PDCW1	DVUMI	PDCWI	MORW1	PDCW1	MORWI	PDCL.1	MORL 1	PDCW1	DVSØ1	100XXX	OR, DIVU, DIVS, SECD	
		(RYA)+	PINNI	ROMW1	PINNI	ROMM	PINL	ROML 1	PINWI	DVUMI	PINWI	MORWI	PINNI	MORWI	PINL1	MORL 1	PINNI	DVSØ1	OI IXXX	DIVU, D	
1000 OR,		(RYA)	ADRWI	ROMWI	ADRWI	ROMWI	ADRL1	ROML 1	ADRWI	DVUMI	ADRWI	MORWI	ADRWI	MORWI	ADRL 1	MORL1	ADRW1	DVSØ1	010XXX	.000 OR,	
LINE 10	į	RYA	TRAPI		TRAPI		TRAP1		TRAPI		ASBB1		TRAPI		TRAPI		TRAP1		0000XXX 001XXX 010XXX 011XXX 100XXX 101XXX 1110XXX 111000 111001 111010 111100 111101	INE 100	
OR L	į	her	RORWI		RORWI		RORL 1		DVURI		RBRB 1		TRAP1		TRAPI		DVSØ2		000XXX	OR LINE	
			42 42	A3	A1 A2	£	A 24	A3	A1	£.	A2	A3	A1 A2	5	A1	A3	A1 A2	5			

	**** [0 · [1] 01		BYTE	000 (RXD)+(EA) → RXD	WORD	001 (RXD)+(EA) → RXD	LONG	010 (RXD)+(EA) RXD	WORD	011 (RXA)+(EA)—• RXA	BYTE	100 (EA)+(RXD)◆ EA	WORD	101 (EA)+(RXD)→ EA	LONG	110 (EA)+(RXD)	LONG	1111 (RXA)+(EA)→ RXA		
		UNUSED	TRAP1		TRAP1		TRAP1		TRAP1		TRAP1		TRAPI		TRAP1		TRAP1		111101	111111
		*	E#41	ROKWI	E#W1	RORWI	E#L1	RORL 1	E#W1	RORM 1	TRAP1		TRAP1		TRAP1		E#L1	RORL 1	111100	
	(<u>F</u> C)	+48	ALXW	ROPUN	AIXW	ROMWI	AIXIA	ROMIL 1	AIXM	ROMMI	TRAP1		TRAP1		TRAP1		AIXLØ	ROML.1	1110111	FIG. 21N
	(PC)	4416	ADSW1	ROMWI	ADSW1	ROMWI	ADSL1	ROMIL 1	ADSW1	ROMMI	TRAP1		TRAPI		TRAPI		ADSL.1	ROML 1	111010	F1G.
		ABSL	ABLW1	ROMW1	ABLW1	ROMWI	ABLL1	ROML 1	ABLW1	ROMMI	ABLWI	MORW1	ABLW1	MORWI	ABLL1	MORL 1	ABLL 1	ROML 1	111001	
		ABSW	ABW	ROMWI	ABWI	ROMW1	ABWL1	ROML 1	ABW1	ROMMI	ABWW1	HORW 1	ABWI	MORWI	ABWL1	MORT 1	ABWL 1	ROML 1	111000	
	(RYA) +(X)	8p+	AIXM	ROMWI	AI XW	ROMWI	PIXIV	ROML 1	AIXM	ROMM1	AIXW	MORW1	ALXIM	MORWI	AIXLØ	HORL 1	AIXLØ	ROML 1	110XXX	
		91 _{p+}	ADSW1	ROPINI	ADSWI	ROMW1	PDSL1	ROML 1	ADSW1	ROMM1	ADSW1	MORW1	ADSW1	MORWI	ADSL1	MORL 1	ADSL 1	ROML 1	101 XXX	
×	,	(RYA)+ -(RYA)	PDCWI	ROPINI	PDCW1	ROMWI	PDCL1	ROMIL 1	PDCW1	ROPONI	PDCW1	MORW 1	PDCW1	MORWI	PDCL1	MORL 1	PDCL.1	ROML 1	010XXX 011XXX 100XXX 101XXX 110XXX 111000 111001 111010 111011 111100 111101	
SUB & SUBX	į	(RYA)+	PINWI	ROMWI	PINWI	ROMWI	PINL1	ROML 1	PINNI	ROMM1	PINWI	MORW1	PINNI	MORWI	PINL	MORL 1	PINLI	ROML 1	01 1 XXX	SUB & SUBX
1001 SU		(RYA)	ADRWI	ROMWI	ADRWI	ROMWI	ADRL 1	ROML 1	ADRWI	ROMMI	ADRW1	HORW1	ADRWI	MORWI	ADRL1	MORL 1	ADRL 1	ROML 1	01 0X XX	OO1 SUB
SUB LINE	į	KX	TRAPI		RORWI		RORL 1		RORMI		ASXW1		AS XW1		ASXL.1		RORL 1		001XXX	-
SUB	Í		KOKWI		RORWI		RORL1		RORMI		RORW1		RORWI		RORL1		RORL 1		000XXX 001XXX	SUB LINE
		7	V V	A3	A1	A3	A2	A3	A2	S	¥2	A3	A2	5	¥ 7	£	A1	£5		

IR[5:0]



	**** [0.1.] at		BYTE	000 (RXD)+(EA) → RXD	WORD	001 (RXD)+(EA) → RXD	LONG	010 (RXD)+(EA) → RXD	WORD	011 (RXA)+(EA) → RXA	BYTE	100 (EA)+(RXD) → EA	WORD	101 (EA)+(RXD) → EA	rong	110 (EA)+(RXD)→ EA	LONG	111 (RXA)+(EA) - RXA	i	
	-	UNUSED	TRAPI		TRAP1		TRAP1		TRAPI		TRAP1		TRAPI		TRAP1		TRAP1		101111	111111
		*	E#W1	CPRW	E#W1	CPRW1	B#L1	CPRL	E#41	CPRM 1	TRAP1		TRAPI		TRAPI		E#L1	CPRL.1	111100	
	(PC) +(X)	\$ p+	ALXM	CPMW1	ALXW6	CPMWI	AIXL.	CPML1	ALXM	CPMM1	TRAPI		TRAP1		TRAPI		AIXIA	CPML1	1110111	<u>o</u>
	(PC)	+416	ADSW1	CPMW1	ADSW1	CPMW1	ADSL1	CPML1	ADSW1	CPMM1	TRAP1		TRAP1		TRAPI		ADSL1	CPML.1	111010	FIG. 21Q
		ABSL	ABLWI	CPMW1	IMTRY	CPMW1	ABLL1	CPML1	ABLWI	CPMMI	ABLW1	MORW1	ABLW1	MORWI	ABLL1	MORL 1	ABLL.1	CPML1	111001	LL.
		ABSW	ABWW1	CPMW1	ABWI	CPMW1	ABWL.1	CPML1	ABWI	CPMC1	ABWI	MORW 1	ABWW1	MORW1	ABWL.1	MORL 1	ABWL.1	CPML1	111000	
,	(RYA) +(X)	*dB	AIXM	CPMW1	ALXM	CPMWI	AIXL6	CPML1	AIXW	CPMM1	ALXW	HORW 1	AIXM	MORWI	AIXLØ	MORL 1	AIXLØ	CPML1	10XXX	
CATPA	(RYA)	91p+	ADSW1	CPMWI	ADSW1	CPMW1	ADSL1	CPML1	ADSW1	CPMM1	ADSW1	MORW1	ADSW1	MORWI	ADSL1	MORL 1	ADSL 1	CPALI	010XXX 011XXX 100XXX 101XXX 111000 111001 111010 111011 111100 111101	₹
CMPM,		-(RYA)	PDCW1	CPMW1	PDCW1	CPMW1	PDCL1	CPML1	PDCW1	CPMMI	PDCW1	MORW 1	PDCW1	MORWI	PDCL1	MORL 1	PDCL1	CPML1	100XXX	IPH, CHI
e, EOR,		(RYA)+	PINWI	CPMWI	PINNI	CPMW1	PINLI	CPML1	PINWI	CPMM1	PINWI	MORWI	PINMI	MORWI	PINL!	MORL 1	PINL	CPML1	01 1 XXX	CMP, EOR, CMPH, CMPA
1011 CMP,		(RYA)	ADRWI	CPMW1	ADRWI	CPMW1	ADRL 1	CPML.1	ADRWI	CPMM1	ADRW1	MORWI	ADRW1	MORWI	ADRL1	MORL 1	ADRL1	CPMI,1	010XXX (
		RYA	TRAPI		CPRWI		CPRL.1		CPRM1		CHIMMI		CHINA		CMML1 /	-	CPRL1 /			CMP LINE 1011
CMP LINE	•	RYD	CPRW1		CPRW1		CPRL1		CPRMI		ROAWI		ROAWI		ROAL1 6		CPRL1 (000XXX 001XXX	CMP L
		_		A3		5		EA_	<u> 7</u>	\$	₹ Ş	د		5		2	A1	<u> </u>	J	

IR[5:0]

	TRAP1 TRAP1 TRAP1	TRAP1 TRAP1 E#W1 MULR1	ADRWI PINWI PDCWI ADSWI AIXWØ ABWWI ABLWI TRAPI TRAPI	TRAP1 TRAP1 TRAP1 TRAP1 ADSW1 ALXW6 MULM1 MULM1 111010 11101	ABLUI MORNI ABLLI MORLI ABLUI MULMI	ABW1 A ABW1 A ABW1 A ABW1 A ABW1 A ABW1 A HULM1 M 111000 1	AIXW AB HORWI MO AIXLG AB AIXW AB AIXW AB MULMI MU CK 110XXX 11	ADSW1 ADSL1 MORL1 ADSW1 ADSW1 LOLXIX	PDCW1 MORW1 PDCL1 MORL1 PDCW1 MULM1 100XXX	PINWI MORWI PINLI MORLI PINWI MULMI	ADEWI PINWI MORWI MORWI ADRLI PINLI MORLI MORLI ADRWI PINWI MULMI MULMI X 010XXX 011XXX	EXGE! EXGE! TRAP!	A1 EXGE1 EXGE A3 TRAP1 EXGE A3 MULR1 TRAP A2 A3 A41 TRAP A42 A41 A41 A41 A41
WORD 101 (EA)+(RXD)—— EA	TRAP1	TRAP1	TRAP 1	TRAP1	ABLW1 MORW1	ABW1 MORW1							
BYTE 100 (EA)+(RXD) → EA	TRAP1	TRAP1	TRAPI	TRAPI	ABLW1 MORW1	ABW1 MORW1	AIXWØ HORWI	ADSW1 MORW1	PDCW1 MORW1	P I NW 1 MORW 1	ADRW1 MORW1	ASBBI	A1 RBRB1 A2 A3
011	TRAP1	E#VI Mulri	AIXW MULMI	ADSWI MULM1	ABLW! MULM!	ABW1 MULM1	AI XWB MULMI	ADSW1 MULM1	PDCW1 MULM1	P I NW I MULM I	ADRW1 MULM1	TRAPI	A1 MULR1 A2 A3
LONG 010 (RXD)+(EA) → RXD	TRAP1	E#L1 RORL1	AIXL#	ADSL 1 ROML 1	ABLL1 ROML1	ABWL 1 ROML 1	AIXL# ROML1	ADSL1	PDCL1	PINL1 ROML1	ADRL1 ROML1	TRAP1	A1 RORL1 A2 A3
WORD 001 (RXD)+(EA) → RXD	TRAPI	E#VI RORWI	AI XWD ROMWI	ADSW1 ROMW1	ABLW1 ROMW1	ABWW1 ROMW1	AI XWB ROHWI	ADSW1 ROMW1	PDCW1 ROMW1	P I NW I	ADRW1 ROMW1	TRAPI	RORWI
BYTE 000 (RXD)+(EA) → RXD	TRAP1	E#W1 Rorw1	A I XW	ADSW1 ROMW1	ABLW1 ROMW1	ABW1 ROMW1	AIXWB ROMWI	ADSW1 ROMW1	PDCW1 ROMW1	PINWI ROMWI	ADRW1 ROMW1	TRAP1	RORWI
IR[11:9]=XXX IR[8:6]	UNUSED	**	(PC) +(X) +d8	(PC) +416	ABSL	GA, MULS ABSW	EXGH, EXGA, (RYA) +(X) +dg AB	EXGD, E (RYA) +416		AND, MULU, ABCD, () (RYA)+ -(RYA)	1100 AND (RYA)	<	ADO LINE RYD RY

AND LINE 1100 AND, MULU, ABCD, EXGD, EXGM, EXGA, MULS

II C	Dat		•															
U.S.	Pate	en	t	Aŗ	r. 1	13,	1982	2		Sh	eet	49	of 5	1		4	,32	25,121
	IR[11:9]=XXX IR[8:6]	BYTE	000 (RXD)+(EA)	WORD	$(RXD)+(EA) \longrightarrow RXD$	TONC	010 (RXD)+(EA)→ RXD	WORD	011 (RXA)+(EA) -> RXA	BYTE	100 (EA)+(RXD)→ EA	WORD	101 (EA)+(RXD) → EA	CONG	110 (EA)+(RXD)→ EA	LONG	I I I (RXA)+(EA) → RXA	
	UNUSED	TRAP1		TRAP1		TRAP1		TRAP1		TRAP1		TRAP1		TRAPI		TRAPI		111101 11111X
	*	E#W1	RORWI	E#W1	KOKW 1	E#L1	RORL	E#41	RORM 1	TRAP1		TRAP1		TRAP1		E#L1	KORL 1	100xxx 101xxx 110xx 111000 111001 111010 111100 11110101 FIG. 21S
	(PC) +(X) +d8	ALXW	ROMWI	AIXW	ROMW1	AIXLØ	ROML 1	AIXM	ROPPET	TRAPI		TRAP1		TRAP1		AI XLØ	ROML 1	1110111 S
	(PC)	ADSW1	ROMWI	ADSW1	ROMW1	ADSL1	ROML 1	ADSW1	ROMAI	TRAP1		TRAP1		TRAP1		ADSL1	ROML 1	FIG. 21S
	ABSL	ABLW1	ROMW1	ABLW1	ROMW1	ABLL1	ROML 1	ABLW1	ROMM1	ABLW1	MORW 1	ABLW1	MORWI	ABLL1	MORL 1	ABLL 1	ROML 1	F.(
	ABSW	ABWW1	ROMWI	ABWVI	ROMW1	VBWL.1	ROML 1	ABWW1	ROMMI	ABW1	MORW 1	ABWV1	MORWI	ABWL1	MORL 1	ABWL.1	ROME 1	111000
	(RYA) +(X) +d8	ALXW	ROMW1	gmx IV	ROMW1	ØTXIV	ROML 1	ALXW	ROMM1	AIXW	MORW 1	AIXW	MORWI	AIXLØ	MORL 1	AIXLO	ROML 1	110xxx
	(RYA) +d ₁₆	ADSW1	ROMWI	ADSWI	ROMW1	ADSL.1	ROPIL 1	ADSW1	ROMM1	ADSW1	MORW1	ADSW1	MORWI	ADSL1	MORL 1	VDSL 1	ROME, 1	101 XXX
¥	-(RYA)	PDCW1	ROMWI	PDCW1	ROMW]	PDCL.1	ROMIL.1	PDCW1	ROMMI	PDCW1	MORW 1	PDCW1	MORWI	PDCL1	MORL 1	I TOQA	ROMEL 1	100XXX
ADD & ADD	(RYA)+	PINMI	ROMW1	PINWI	ROMW1	PINL	ROML 1	PINMI	ROMMI	PINWI	MORW 1	PINWI	MORWI	PINL1	MORL 1	PINI.1	ROML 1	011XXX & ADDX
AB 1011	(RYA)	ADRWI	ROMW1	ADRW1	ROMW1	ADRL.1	ROML1	ADRWI	ROMM1	ADRW1	MORW1	ADRWI	MORWI	ADRL 1	MORLI	A DRL 1	ROML 1	010XXX
ADD LINE 1	RYA	TRAP1		RORWI		RORLI		RORMI		ASXW1		AS XW1		ASXL.1		RORL 1		OOOXXX OOIXXX OIOXXX OIIXXX ADD LINE 1101 ADD & ADDX
ADD	RYD	1 RORW1		RORW1		RORL 1		RORMI		RORWI		RORWI		RORL 1		RORL 1		000XXX ADD 1

ADD LINE 1101 ADD & ADDX


4 2 S

1 2 5 E

4 2 S

A2 A3

Sheet	50	of	51
~			



Appendix F

Appendix G

TWO-LEVEL CONTROL STORE FOR MICROPROGRAMMED DATA PROCESSOR

1

CROSS-REFERENCE TO RELATED **APPLICATIONS**

The present application is a continuation-in-part of prior copending application "Microprogrammed Control Apparatus Having A Two-Level Control Store For Data Processor", invented by the inventors of the present invention, bearing Ser. No. 961,796, filed Nov. 17, 1978, and assigned to the assignee of the present invention.

TABLE OF CONTENTS

Subject Cross Reference to Related Applications Technical Field Background Art Brief Summary of the Invention Brief Description of the Drawings Detailed Description of a Preferred Embodiment Structural Overview of Preferred Embodiment Instruction Register Sequence Decoder Two-level Microprogrammed Control Unit Conditional Branch Logic ALU and Condition Code Control Unit Appendix A List of Microwords **Abbreviations** Appendix B Appendix C 30 Conditional Branch Choices Abbreviations Appendix D Appendix E **Abbreviations**

Appendix H. 35 Other related co-pending applications include:

Instructions

Word Formats

Microword Sequences

- 1. "Execution Unit For Data Processor Using Segmented Bus Structure" invented by Gunter et al, bearing Ser. No. 961,798, filed Nov. 17, 1978, and assigned to the assignee of the present invention.
- 2. "Instruction Register Sequence Decoder For Microprogrammed Data Processor And Method" invented by Tredennick et al, bearing Ser. No. 041,202, filed concurrently herewith and assigned to the assignee of the present invention.
- 3. "Conditional Branch Unit For Microprogrammed Data Processor" invented by Tredennick et al, bearing Ser. No. 041,203, filed concurrently herewith and assigned to the assignee of the present invention.
- 4. "ALU And Condition Code Control Unit For Data Processor" invented by Gunter et al, bearing Ser. No. 041,201, filed concurrently herewith and assigned to the assignee of the present invention.

TECHNICAL FIELD

This invention relates generally to data processors and more particularly to a data processor having a microprogrammed control store for implementing macroinstructions received by the data processor.

BACKGROUND ART

The field of single-chip, large scale integration (LSI) microprocessors is advancing at an incredible rate. MOS, is driving the advance. Every two years, circuit densities are improving by a factor of two, circuit speeds are increasing by a factor of two, and at the same

time speed-power products are decreasing by a factor of four. Finally, yield enhancement techniques are driving down production costs and hence product prices, thereby increasing demand and opening up new appli-5 cations and markets.

One effect of this progress in semiconductor technology is advancement in LSI microprocessors. The latest generation, currently being introduced by several companies is an order of magnitude more powerful than the previous generation, the 8-bit microprocessors of three or four years ago. The new microprocessors have 16-bit data paths and arithmetic capability, and they directly address multiple-megabyte memories. In terms of functional capability and speed, they will outperform all but 15 the high end models of current 16-bit minicomputers.

LSI microprocessor design is now at the stage where better implementation techniques are required in order to control complexity and meet tight design schedules. One technique for achieving these goals is to use microprogramming for controlling the processor. Most of the traditionally claimed benefits of microprogramming, for example, regularity (to decrease complexity), flexibility (to ease design changes), and reduced design costs, apply to the implementation problems for current LSI microprocessor design. Among the constraints which LSI technology imposes on processor implementation are circuit size, circuit speed, interconnection complexity, and package pin count.

There is a fairly constant limit on the size of LSI integrated circuit chips which can be economically produced. Although circuit densities tend to improve over time, the number of gates which can be put on a chip is limited at any given time. Thus a major constraint is to design a data processor which may be implemented within the fixed maximum number of gates.

Another constraint in the implementation of LSI data processors is circuit speed, which is limited primarily by the powder dissipation limits of the semiconductor package in which the LSI circuit is mounted. The large speed gap between emitter-coupled (ECL) and core memory associated with large computer systems is not applicable to microprocessor applications, where often the processor technology and the main memory tech-45 nology are the same.

With regard to interconnection complexity, internal interconnections on an LSI circuit often require as much chip area as do the logic gates which they connect. Furthermore, LSI circuit layout considerations 50 often restrict the ability to route a signal generated in one section of the chip to another section of the chip. In some instances, it is more practical to duplicate functions on various sections of the chip rather than to provide connection to a single centralized function. An-55 other consideration with regard to LSI circuit technology is that regular structures, such as ROM arrays, can be packed much more tightly than random logic.

Semiconductor packaging technology is also a constraint in that it places limits on the number of pin con-60 nections which an LSI chip may have to interface to the outside world. The pin-out limitations can be overcome by time multiplexing pin use, but the resulting slowdown in circuit performance is usually not acceptable.

Finally, customer demand and intense competition Progress in the underlying semiconductor technology, 65 among semiconductor manufacturers often dictate that LSI data processors be designed according to tight time schedules. A control structure which reduces the design time for LSI data processors will be greatly appreciated

by those skilled in the art. Furthermore, LSI data processors are often designed initially to be enhanced with new instructions in future versions of the data processor. Alternatively, some LSI data processors may be designed with enough flexibility so as to allow particular users to specify a set of instructions adapted to their needs. It will be appreciated by those skilled in the art that a control structure which simplifies modifications of and additions to a basic instruction set for a data processor is a significant improvement over the prior 10 art.

The size of a microprogram control store is related to the number of control words and the number of bits in each control word. Control words having a large number of bits can control actions in the data processor 15 fairly directly. However, a reduction in the overall size of the control store allows for a reduction in the size of the semiconductor chip which implements the data processor. Savings in chip area result in lower semiconductor chip costs since a greater number of such semiconductor chips can be formed from a processed semiconductor wafer. Thus, a data processor adapted to utilize a control store which need not duplicate unique control words containing a large number of bits is likely to reduce the overall size of the control store and lower 25 chip costs.

BRIEF SUMMARY OF THE INVENTION

It is an object of the present invention to reduce the time required to design an LSI data processor.

It is also an object of the present invention to reduce the circuit complexity and simplify the layout of an LSI data processor.

It is a further object of the present invention to provide an LSI data processor which provides an instruction set which may be easily modified or expanded.

It is also an object of the present invention to provide a microprogrammed data processor adapted to execute a wide variety of macroinstructions while minimizing the size of the microprogram control store.

These and other objects of the present invention are accomplished by providing a data processor having an execution unit and which includes a control means having a first and a second control store. The control means has an input for receiving a control store address. In 45 response to the received control store address, the first control store provides sequencing information at a first output for selecting the next control store address. Also in response to the received control store address, the second control store supplies control information at a 50 second output for controlling the execution unit. The data processor also includes means for receiving a macroinstruction and selection means responsive to the macroinstruction and to the sequencing information for generating the control store address. In the preferred 55 embodiment, the control store address is received by both the input of the first control store and the input of the second control store. Each control word in the first control store has a unique control store address. However, a control word in the second control store may be 60 selected by many different control store addresses.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a simplified block diagram of a data processor employing a microprogrammed control store.

FIG. 2 is a more detailed block diagram of a data processor of the type shown in FIG. 1 according to a preferred embodiment of the invention.

4

FIG. 3 is a simplified block diagram of the execution unit used within the data processor for executing macroinstructions.

FIG. 4 is a block diagram which illustrates the data processor shown in FIG. 2 in further detail.

FIG. 5 is an expansion of a portion of the block diagram shown in FIG. 4 and illustrates an instruction register sequence decoder within the data processor.

FIG. 6 illustrates several formats for macroinstructions which are processed by the data processor.

FIGS. 7A-7D illustrate the concept of functional branching within the micro control store implemented through the use of the instruction register sequence decoder.

FIG. 8 illustrates first and second formats for microwords contained by the micro control store, the first format corresponding to direct branch type micro words and the second format corresponding to conditional branch type microwords.

FIG. 9 illustrates a simplified programmed logic array (PLA) structure which can be used to implement the micro control store and nano control store for the data processor.

FIGS. 10A-10D illustrate the locations of the various microwords within the micro control store.

FIGS. 11A-11F illustrate the control store addresses to which each of the nanowords in the nano control store is responsive.

FIG. 12 is a key block which explains the microword blocks illustrated in FIGS. 13A-13CN.

FIG. 13 is a block diagram which illustrates the conditional branch logic unit used within the data processor for controlling conditional branches within the control store.

FIGS. 14A-14B illustrate circuitry for implementing the conditional branch logic unit shown in FIG. 14.

FIG. 15 is a block diagram illustrating the function of an ALU and Condition Code Control unit employed by the data processor for controlling the function of the ALU and controlling the setting of the condition codes.

FIG. 16 is an ALU control table which illustrates the operations which can be performed by the ALU within the execution unit.

FIG. 17 illustrates an ALU Function And Condition Code table having 15 rows and 5 columns which specify the ALU function and the manner in which the condition codes are to be controlled for various macroinstructions.

FIG. 18 is an ALU Function Control And Condition Code Decoder table which illustrates the relationship between the opcodes for various macroinstructions and the rows in the table shown in FIG. 18.

FIGS. 19A-19B illustrate PLA decoding structures responsive to the macroinstruction opcode bit fields for generating row selection lines in accordance with the table shown in FIG. 19.

FIGS. 20A-20B illustrate circuitry for implementing the 15-row by 5-column table shown in FIG. 18 for generating the control signals used to specify the ALU function and to control setting of the condition codes.

FIGS. 21A-21N and 21P-21U are tables which illustrate the A₁, A₂, and A₃ starting addresses generated by the instruction register sequence decoder for each of the macroinstructions.

DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

In FIG. 1, a simplified block diagram of a data processor is shown which employs a microprogrammed 5 control structure to effect execution of macroinstructions received by the data processor. Instruction register 2 stores a macroinstruction received from a program memory. The stored macroinstruction is output by instruction register 2 to instruction decode block 4. Instruction decode block 4 derives information from the instruction such as a function to be performed by an arithmetic-logic unit (ALU) within execution unit block 6, as well as the registers which will provide data to the ALU and the registers which will store the results 15 formed by the ALU. Instruction decode block 4 is also coupled to a control store block 8 which provides timing and control signals to execution unit 6.

The execution of a particular macroinstruction may require several execution unit time periods, or microcycles, such that various transfers and functions are performed by execution unit 6 during each of the execution unit time periods. The timing and control signals provided by control store block 8 insure that the proper transfers and operations occur during each of the execution unit time periods.

Structural Overview of Preferred Embodiment

In FIG. 2, a more detailed block diagram is shown while illustrates a preferred embodiment of the present 30 invention. Instruction register 10 receives a macroinstruction from a program memory and stores this instruction. Instruction register 10 is coupled to control logic block 12 which extracts from the stored macroinstruction information which is static over the time period during which the stored macroinstruction is executed. Examples of macroinstruction static information are source and destination registers, ALU operation (addition, subtraction, multiplication, exclusive-OR), and immediate values contained within the instruction 40 word such as address displacements and data constants.

Instruction register 10 is also coupled to instruction register sequence decoder block 14. In response to the macroinstruction stored by instruction register 10, instruction register sequence decoder 14 generates one or 45 more starting addresses. Instruction register sequence decoder 14 is coupled to address selection block 16 for providing the one or more starting addresses. Line 17 couples the output of address selection block 16 to a control store which includes micro control store 18 and 50 nano control store 20. In response to the address selected onto the line 17, nano control store 20 selects a nanoword which contains field-encoded control words for directing action in the execution unit. Nano control store 20 is coupled to control logic 12 which decodes 55 the various fields in the nano control word in combination with the macroinstruction static information received directly from instruction register 10. The output of control logic 12 is coupled to execution unit 22 for controlling the various operations and data transfers 60 which may be performed within execution unit 22.

Micro control store 18 is responsive to the selected address on line 17 for selecting a microword. Line 24 couples an output of micro control store 18 to address selection block 16 and to conditional branch control 65 logic block 26. The selected microword contains information which generally determines the source of the next micro instruction address to be selected. The se-

6 lected microword may also provide the address of the next micro instruction.

Execution unit 22 stores various condition code flags which are set or reset depending upon the status of ALU operations such as positive/negative result, zero result, overflow, and carry-out. In the event that the selection of the next micro instruction address is dependent upon one or more of these condition code flags, the microword provide by micro control store 18 also includes information provided to conditional branch control logic 26 for specifying which of the condition code flags will be used to determine the selection of the next micro instruction. In some cases, the macroinstruction itself specifies the condition code flags which are to be used to select the next micro instruction (for example, a conditional branch macroinstruction such as branch on zero). For this reason, instruction register 10 is also coupled to conditional branch control logic 26. Execution unit 22 is coupled to conditional branch control logic 26 for providing the various condition code flags. Conditional branch control logic 26 is coupled to address selection block 16 for specifying a portion of the next micro instruction address.

Micro control store 18 has a second output which is coupled to line 28. The selected microword includes a function code field which specifies the function of the current micro instruction. Line 28 provides the function code field to peripheral devices external to the data processor for communicating information about the current micro instruction.

In general, instruction register sequence decoder 14 provides a starting address for micro control store 18 which then produces a sequence of addresses for the nano control store 20. The associated nanowords are decoded by the control logic 12 and mixed with timing information. The resulting signals generated by control logic 12 are used to drive control points in execution unit 22.

In FIG. 3, a simplified block diagram of execution unit 22 (in FIG. 2) is shown. The execution unit is a segmented two-bus structure divided into three sections by bidirectional bus couplers. The left-most segment contains the high order word for the address and data registers and a simple 16-bit arithmetic unit. The middle segment contains the low order word for the address registers and a simple 16-bit arithmetic unit. The rightmost segment contains the low order word for the data registers and an arithmetic and logic unit. The execution unit also contains an address temporary register and a data temporary register, each of which is 32 bits wide. In addition there are also several other temporary registers and special function units which are not visible to a programmer.

With reference to FIG. 3, a first digital bus 10' and a second digital bus 12' have been labeled ADDRESS BUS DATA and DATA BUS DATA, respectively. A group of 16-bit data registers, illustrated by block 14', is coupled to digital buses 10' and 12' such that block 14' can provide a 16-bit data word to either digital bus 10' or digital bus 12'. Similarly block 14' may receive from either bus 10' or bus 12' a 16-bit data word which is to be stored in one of the registers. It is to be understood that each of the digital buses 10' and 12' is adapted for transmitting 16 bits of digital information. The 16-bit registers contained by block 14' comprise the least significant 16 bits of a corresponding plurality of 32-bit data registers.

Blocks 16' and 18' are also coupled to digital buses 10' and 12'. Block 16' contains special function units not directly available to the programmer. Among the special function units are a priority encoder, used to load and store multiple registers, and a decoder, used to 5 perform bit manipulation. Block 18' contains an arithmetic and logic unit which receives a first 16-bit input from bus 10' and a second 16-bit input from bus 12' and generates a 16-bit result. The 16-bit result may then be transferred onto either bus 10' or bus 12'.

Also shown in FIG. 3 is a third digital bus 20' and a fourth digital bus 22'. Bus 20' and bus 22' have been labeled ADDRESS BUS LOW and DATA BUS LOW, respectively. Block 24' is coupled to both bus 20' and bus 22' and contains a plurality of 16-bit address 15 registers. These registers comprise the least significant 16 bits of a corresponding plurality of 32-bit address registers. Block 24' can provide a 16-bit address word to either bus 20' or 22'. Similarly block 24' can receive a 16-bit address word from either bus 20' or bus 22' for 20 storage in one of the 16-bit address registers.

Block 26' is also coupled to bus 20' and bus 22' and contains an arithmetic unit for performing computations. Block 26' can receive a first 16-bit input from bus 20' and a second 16-bit input from bus 22' and generates 25 a 16-bit result. The 16-bit result produced by ARITH-METIC UNIT LOW 26' may be transferred onto bus 20' or onto bus 22'. ARITHMETIC UNIT LOW 26' also produced a carry-out signal (not shown) which may be used in computations involving the most signifi- 30 cant 16 bits of a 32-bit address word. Although not shown in FIG. 3, a field translate unit (ftu) is also coupled to bus 20' and bus 22' and may be used to transfer digital information between the execution unit and other sections of the data processor. First and second 35 bidirectional bus switches 28' and 30' are shown coupled between bus 10' and bus 20' and between bus 12' and bus 22', respectively.

Also shown in FIG. 3 is a fifth digital bus 32' and a sixth digital bus 34'. Bus 32' and bus 34' have been la-40 beled ADDRESS BUS HIGH and DATA BUS HIGH, respectively. Block 36' is coupled to both bus 32' and bus 34' and contains a plurality of 16-bit address registers and another plurality of 16-bit data registers. The address registers within block 36' comprise the 45 most significant 16 bits of the 32-bit address registers formed in conjunction with the registers contained by block 24'. The 16-bit data registers within block 36' comprise the most significant 16 bits of a plurality of 32-bit data registers formed in conjunction with the data 50 registers contained by block 14'.

Block 38' is also coupled to bus 32' and bus 34' and contains an arithmetic unit for performing computations upon the most significant 16 bits of either address or data words. Block 38' receives a first 16-bit input from 55 bus 32' and a second 16-bit input from bus 34' and generates a 16-bit result. The 16-bit result produced by ARITHMETIC UNIT HIGH 38' may be transferred onto bus 32' or bus 34'. As previously mentioned, ARITHMETIC UNIT HIGH 38' can be responsive to 60 a carry out produced by block 26' such that a carry out from the least significant 16 bits is considered a carry in to the most significant 16 bits. Third and fourth bidirectional bus switches 40' and 42' are shown coupled between bus 32' and bus 20' and between bus 34' and bus 65 22', respectively.

Thus it may be seen that the register file for the data processor is divided into three sections. Two general

8

buses (ADDRESS BUS, DATA BUS) connect all of the words in the register file. The register file sections (HIGH, LOW, DATA) are either isolated or concatenated using the bidirectional bus switches. This permits general register transfer operations across register sections. A limited arithmetic unit is located in the HIGH and LOW sections, and a general capability arithmetic and logical unit is located in the DATA section. This allows address and data calculations to occur simultaneously. For example, it is possible to do a register-toregister word addition concurrently with a program counter increment (the program counter is located adjacent to the address register words, and carry out from the ARITHMETIC UNIT LOW 26' is provided as carry in to ARITHMETIC UNIT HIGH 38'). Further details of the execution unit are set forth in co-pending application "Execution Unit For Data Processor Using Segmented Bus Structure" bearing Ser. No. 961,798, filed Nov. 17, 1978, invented by Gunter et al and assigned to the assignee of the present invention, which is hereby incorporated by reference.

In FIG. 4, a detailed block diagram is shown of the data processor generally illustrated in FIG. 2. A bidirectional external data bus 44 is a 16-bit bus to which the data processor is coupled for transmitting data to and receiving data from peripheral devices. The data processor includes data buffers 46 coupled between external data bus 44 and execution unit 22 for transferring data between the execution unit and the external data bus. Execution unit 22 includes drivers and decoders which are shown generally along the periphery of execution unit 22. Execution unit 22 is also coupled to address buffers 48 which are in turn coupled to external address bus 50. An address provided by execution unit 22 to external address bus 50 typically specifies the location from which the data on bus 44 was read or the location to which the data on bus 46 is to be written. In the preferred embodiment, external address bus 50 is 24-bits wide such that a memory addressing range of more than 16 mega-bytes is provided.

External data bus 44 is also coupled to the input of 16-bit IRC register 52. The output of IRC register 52 is coupled to the input of 16-bit IR register 54. The output of IR register 54 is coupled to the input of 16-bit IRD register 56. Also coupled to the output of IR register 54 are the inputs to block 58 (ADDRESS 1 DECODER) and block 60 (ADDRESS & DECODER) as well as the input to block 62 (ILLEGAL INSTRUCTION DE-CODER). The use of IRC register 52, IR register 54, and IRD register 56 allows the data processor to operate in a pipelined manner; IRC register 52 stores the next macroinstruction, and IR register 54 stores the macroinstruction currently being decoded, while IRD register 56 stores the macroinstruction currently being executed. The output of block 58 is coupled to the A1 input of address selector 64. A first output of block 60 is coupled to the A2 input of address selector 64 and a second output of block 60 is coupled to the A₃ input of address selector 64. The output signals provided by block 58 and block 60 are microroutine starting addresses associated with a macroinstruction stored by IR register 54 as will be later explained in further detail.

The output of Illegal Instruction Decoder 62 is coupled to exception logic block 66. Also coupled to block 66 are block 68 (BUS I/O LOGIC) and block 70, (INTERRUPT AND EXCEPTION CONTROL). A first output of exception logic block 66 is coupled by line 71 to the A₀ input of address selector 64 for providing a

special microroutine starting address. A second output of exception block 66 is coupled by line 71' (A₀S) to another input of address selector 64 for providing a second special microroutine starting address. Two additional outputs of exception logic block 66, A₀SUB and 5 A₀SUBI, respectively, are also coupled to address selector 64.

The output of address selector 64 is coupled to the input of micro ROM 72 and the input of nano ROM 73 for providing a selected address. The output of micro 10 tion unit 22. Bit fields derived from the nanoword ROM 72 is coupled to micro ROM output latch 74 which stores the microword selected by micro ROM 72 in response to the address selected by address selector 64. The output of micro ROM output latch 74 is coupled to address selector 64 by lines 76 and 78 and to 15 branch control unit 80 by line 82. Line 76 can provide a direct branch address as an input to address selector 64 while line 78 can specify to address selector 64 the source of the next address to be selected. In the event of a conditional branch, line 82 specifies the manner in 20 FIELD TRANSLATION UNIT 106 are PSW register which branch control unit 80 is to operate. Branch control unit 80 is also coupled to address selector 64 in order to modify the selection of the next micro/nano store address in order to accomplish conditional branching in a microroutine, as will be further explained 25 hereinafter.

IRD register 56 has an output coupled to branch control unit 80 for supplying branch control information directly from a macroinstruction word. Branch control unit 80 is also coupled to an output of ALU 30 AND CONDITION CODE CONTROL block 84 for receiving various condition code flags. PSW register 86 is coupled to block 84 and stores several of the condition code flags. Execution unit 22 is also coupled to block 84 for supplying other condition code flags.

Still referring to FIG. 4, nano ROM 73 is coupled to nano ROM output latch 88 for supplying a nanoword associated with the address selected by address selector 64. Various bit fields of the nanoword stored by latch 88 are used to control various portions of execution unit 40 22. Line 90 is coupled directly from latch 88 to execution unit 22 for controlling such functions as transferring data and addresses between the execution unit 22 and external buses 44 and 50. Line 92 is coupled from also coupled to register control block 94. Bit fields within IRD register 56 specify one or more registers (source, destination) which are to be used in order to implement the current macroinstruction. On the other line 92 specify the proper micro cycle during which source and destination registers are to be enabled. The output of block 94 is coupled to execution unit 22 for controlling the registers located in the HIGH section of the execution unit (block 36' in FIG. 3). In a similar 55 manner, register control block 96 also has inputs coupled to latch 88 and IRD register 56 and is coupled to execution unit 22 for controlling the registers located in the LOW and DATA sections of the execution unit.

Line 98 couples latch 88 to AU control block 100 for 60 supplying a bit field extracted from the nano word. Block 100 is also coupled to IRD register 56. Bit fields in the macroinstruction stored by IRD register 56 specify an operation to be performed by the ARITHMETIC cution unit 22 (block 38' in FIG. 3). Information supplied by line 98 specifies the proper micro cycle during which the inputs and outputs of the ARITHMETIC

UNIT HIGH and ARITHMETIC UNIT LOW are enabled. The output of AU control block 100 is coupled to execution unit 22 for controlling the arithmetic units in the HIGH and LOW sections.

10

Line 102 couples latch 88 to ALU AND CONDI-TION CODE CONTROL block 84. IRD register 56 is also coupled to block 84. Bit fields derived from the macroinstruction stored in IRD register 56 indicate the type of operation to be performed by the ALU in execustored in latch 88 specify the proper micro cycles during which the input and outputs of the ALU are to be enabled. An output of block 84 is coupled to execution unit 22 for controlling the ALU. Block 84 also provides an output to PSW register 86 for controlling the condition code flags stored therein.

Line 104 couples latch 88 to FIELD TRANSLA-TION UNIT 106. IRD register 56 is also coupled to FIELD TRANSLATION UNIT 106. Also coupled to 86 and special status word (SSW) register 108. PSW register 86 stores information such as the current priority level of the data processor for determining which interrupts will be acknowledged. PSW register 86 also specifies whether or not the processor is in the TRACE mode of operation and whether the processor is currently in a supervisor or user mode. SSW register 108 is used to monitor the status of the data processor and is useful for recovering from error conditions. FIELD TRANSLATION UNIT 106 can extract a bit field from the macroinstruction stored in IRD register 56 for use by the execution unit such as supplying an offset which is to be combined with an index register. FTU 106 can also supply bit fields extracted from PSW register 86 and SSW register 108 to the execution unit 22. FTU 106 can also be used to transfer a result from execution unit 22 into PSW register 86.

INSTRUCTION REGISTER SEQUENCE DECODER

In FIG. 5, a portion of FIG. 4 which includes an Instruction Register Sequence Decoder has been expanded in greater detail. Blocks in FIG. 5 which correspond to those already shown in FIG. 4 have been latch 88 to register control block 94. IRD register 56 is 45 identified with identical reference numerals. Blocks 58, 60, and 66 are included within dashed block 110 which forms the Instruction Register Sequence Decoder. Instruction Register 54 (IR) receives a macroinstruction from a program memory via bus 44 and IRC register 52 hand, bit fields derived from latch 88 and supplied by 50 and stores this instruction. The output of IR register 54 is coupled to illegal instruction decoder 62 which detects invalid macroinstruction formats. The output of IR register 54 is also coupled to an ADDRESS 1 DE-CODER 58 and ADDRESS & DECODER 60. Decoders 58 and 60 are programmed logic array (PLA) structures in the preferred embodiment. PLA structures are well known by those skilled in the art. For example, see "PLAs Enhance Digital Processor Speed and Cut Component Count," by George Reyling, Electronics, August 8, 1974, p. 109. In response to the macro instruction stored by register 54, decoder 58 provides a first starting address at an output A1 which is coupled to multiplexer 112.

Exception logic block 66 is coupled to the output of UNIT HIGH and ARITHMETIC UNIT LOW in exe- 65 illegal instruction decoder 62, the output of BUS I/O logic block 68 and the output of interrupt and exception block 70. BUS I/O logic block 68 is used to detect bus and address errors. A bus error may indicate to the data

processor that a peripheral device (e.g., a memory) addressed by the data processor has not responded within an allowable period of time. An address error may indicate that an illegal address has been placed on the external address bus.

Interrupt and exception block 70 indicates such things as the occurrence of interrupts, the occurrence of a reset condition, and a trace mode of operation. An interrupt condition may occur when a peripheral device processor. The reset condition may indicate that the power supply to the data processor has just been activated such that internal registers must be reset or that a reset button has been depressed in order to recover indicate that a tracing routine is to be performed after the execution of each macroinstruction in order to facilitate instruction-by-instruction tracing of a program being debugged.

Illegal instruction decode block 62 indicates illegal 20 macroinstruction formats as well as privilege violations. An illegal instruction format is one to which the data processor is not designed to respond. The privilege violation condition refers to a feature of the data processor which allows operation in supervisor and user 25 the micro ROM and nano ROM (72, 73 in FIG. 4). modes. Certain instructions may be executed only when the data processor is in a supervisor mode, and the privilege violation condition arises upon the attempted execution of one of these special instructions while in the user mode of operation.

All of the above mentioned special conditions require that the data processor temporarily stop executing macroinstructions in order to execute special microinstruction routines for dealing with the occurrence of the particular special condition. If some of the special con- 35 ditions (e.g., interrupt, trace) arise, the data processor proceeds normally until it reaches the next instruction boundary, i.e., the processor completes the execution of the current macroinstruction prior to branching to the special microinstruction routine. However, when other 40 special conditions (e.g., address error, bus error, reset) arise, the data processor immediately branches to one of the special microinstruction routines without completing the current macroinstruction, since the occurrence tion of the current macroinstruction.

Still referring to FIG. 5, exception logic block 66 includes an output A₀ which is coupled over line 71 to multiplexer 112 for supplying a special microroutine starting address. Exception logic block 66 also includes 50 output A₀SUB which is coupled to multiplexer 112 for determining whether starting address A₀ or starting address A₁ is to be selected as the output of multiplexer 112. Starting address A₀ is selected upon the occurrence pletion of the execution of the current macroinstruction before causing control to be transferred to the special microinstruction routine.

The output of multiplexer 112 is coupled to the A₁/A₀ input of multiplexer 114. Decoder 60, in re- 60 sponse to the macroinstruction stored by register 54, provides second and third starting addresses at output A₂ and A₃ which are coupled to the A₂ and A₃ inputs of multiplexer 114, respectively. Multiplexer 114 also includes a BA input which is coupled to line 116 for re- 65 ceiving a branch address from the micro ROM. Each of the addresses received by multiplexer 114 is 10-bits wide.

The output of multiplexer 114 provides a selected address having 10-bits and is coupled to a first input of multiplexer 117 for supplying two of the ten output bits. The output of multiplexer 114 is also coupled to a first input of multiplexer 118 for supplying the other eight bits of the selected address directly to multiplexer 118. Branch control logic 80 is coupled to a second input of multiplexer 117 for supplying two branch bits. The output of multiplexer 117 is coupled to multiplexer 118 indicates that it is ready to transmit data to the data 10 for supplying two selected bits to be used in conjunction with the eight bits supplied directly from multiplexer 114, thereby allowing for a four-way branch.

12

Exception logic 66 includes an output A₀S which is coupled to a second input of multiplexer 118 for supplyfrom a system failure. A trace mode of operation may 15 ing a second special microroutine starting address. Exception logic 66 also includes an output A₀SUBI which is coupled to the control input of multiplexer 118 and which causes special address A₀S to be selected at the output of multiplexer 118 in the event that an address error, bus error, or reset condition has been detected. In the absence of such a condition, multiplexer 118 provides at its output the address selected by multiplexer 114 in combination with multiplexer 117. The output of multiplexer 118 is coupled to the address input ports of

> FIG. 5 also includes three conductors 120, 122, and 124 which are coupled to the output of the micro ROM latch (latch 74 in FIG. 4), each of the conductors receiving a bit in the selected micro word. Conductor 120 30 is coupled to a control input of multiplexer 117 for indicating a conditional branch point in the micro instruction routine. Conductors 120, 122, and 124 are coupled to decoder 126, and the output of decoder 126 is coupled to a control input of multiplexer 114 for causing the proper address to be selected at the output of multiplexer 114. The relationship between the microword bits conducted by conductors 120, 122, and 124 and the address selected by multiplexers 114 and 117 will be described in further detail hereinafter. It will be sufficient to realize at this point that the signals conducted by conductors 120, 122, and 124, and the address conducted by line 116 are all derived from the microword addressed during the previous micro cycle.

In order to understand the advantages provided by of the special condition may prevent successful execu- 45 the instruction register sequence decoder, it will be helpful to describe the various types of macroinstructions which can be executed by the data processor illustrated in FIG. 2. In FIG. 6, three different types of macroinstruction formats are illustrated (I, II, III). Instruction I is a register-to-register type instruction in which bits 0, 1, and 2 specify a source register (R_Y) and bits 9, 10, and 11 specify a destination register (R_X) . The remainder of the bits in the 16-bit instruction word identify the type of operation to be performed (add, of special conditions of the type which await the com- 55 subtract, etc.) and identify this instruction as one which uses register-to-register type addressing.

In instruction format II, bits 0 through 5 are an effective address field or simply an effective address (EA). The EA is composed of two 3-bit subfields which are the mode specification field and the register specification field. In general, the register specification field selects a particular register; the mode specification field determines whether the selected register is an address register or a data register and also specifies the manner in which the address of the desired operand is to be computed based upon the specified register. For a typical type II instruction, the EA field specifies the source operand, while bits 9, 10, and 11 specify one of the

internal registers as the destination operand. The remainder of the bits in the 16-bit instruction specify the type of operation to be performed and indicate that this instruction is a type II instruction.

In type III instructions, the instruction may be com- 5 posed of two or more 16-bit words wherein bits 0 through 5 of the first 16-bit word specify the effective address of a destination operand as previously described for type II instructions. However, the remainder of the bits in the first word of type III instructions indicate 10 that the instruction includes a second 16-bit word which contains the data to be used in conjunction with the destination operand in order to perform the operation. Type III instructions use effective addressing to obtain the destination operand and so-called "immediate ad- 15 microroutines is that the last microword in each routine dressing" to obtain a second operand which is stored in a memory location immediately following the memory location from which the first word of the instruction was obtained.

In order to execute type I instructions, the data pro- 20 cessor can immediately begin performing a microinstruction routine specifically designed to execute the type of operation indicated by the instruction word, since the operands are already contained by internal registers of the data processor. For type II instructions, 25 however, a generalized effective address microinstruction routine must be performed in order to access the operand referenced by the EA field prior to executing a specific microinstruction routine used to perform the operation indicated by the macroinstruction. For im- 30 mediate-type instructions, a pre-fetch operation results in the immediate operand being stored in both IRC register 52 and in a data bus input latch located within DATA BUFFERS block 46 (see FIG. 4). Thus, in type III instructions, a first generalized microinstruction 35 routine must be performed in order to transfer the immediate operand from the data bus input latch to a temporary register in the execution unit and in order to repeat the pre-fetch operation such that the next macroinstruction is loaded into IRC register 52. Then, the 40 generalized routine described with regard to type II instructions must be performed in order to obtain the operand referenced by the EA field. Finally, after the EA microinstruction routine has been completed, a specific microinstruction routine must be executed in 45 order to perform the operation indicated by the first word of the instruction. The effective address microinstruction routines can be generalized because all type II and type III instructions use the same EA format. Similarly, the immediate addressing microinstruction rou- 50 tine can be generalized because all type III instructions access immediate operands in the same manner.

With reference to FIG. 5, the operation of decoder 58 and 60 and exception logic 66 within the instruction register sequence decoder 110 will be described by 55 referring to FIGS. 7A, 7B, 7C and 7D. In normal operation, multiplexer 114 chooses starting address A₁/A₀ to point to the first microinstruction routine required to execute the macroinstruction presently stored in IR register 54. Starting address A₁/A₀ is selected at in- 60 struction boundaries because the very last microinstruction performed during the execution of the previous macroinstruction indicates, by way of decoder 126, that A₁ should be selected as the next starting address.

execution of a macroinstruction, exception logic 66 enables the A₀SUB output such that the multiplexer 112 will substitute starting address A₀ in place of starting

address A1 when execution of the current macroinstruction is completed. Some of the special conditions require initiation of a special microinstruction routine without waiting for the execution of the previous macroinstruction to be completed. In this case, exception logic 66 enables the A₀SUBI output which immediately causes starting address A₀S on line 71' to be selected by multiplexer 118 as the next address for the micro control store in order to cause a branch to a special microroutine.

14

As shown in FIG. 7A, starting addresses A₀ and A₀S reference one of several special microinstruction routines in order to deal with the specific special condition that has arisen. A common feature of each of the special causes the signals conducted by conductors 120, 122, and 124 in FIG. 5 to specify to multiplexer 114 that starting address A₁ is the next address to be input to the micro control store.

As is shown in FIG. 7B, starting address A₁ may reference a generalized immediate routine, a generalized effective address routine, or a specific operation routine depending upon the type of instruction presently stored in the instruction register. Each of these routines accomplishes a separate function, and the transfer of control from one routine to another may be referred to as functional branching. For example, starting address A₁ will reference a specific operation routine if the instruction register has stored a type I instruction (see FIG. 6). In this event, the A₂ and A₃ addresses output by A2/A3 decoder 60 in FIG. 5 are "don't care" conditions, which simplifies the PLA structure used to implement the decoder. Starting address A₁ will reference an effective address routine or an immediate routine if the instruction stored by the instruction register is a type II instruction or a type III instruction, respectively. In addition to performing the desired operation, each of the specific operation routines is effective to transfer a prefetched macroinstruction word from IRC register 52 to IR register 54 and to fetch a subsequent macroinstruction word and store it in IRC register 52. The macroinstruction word is prefetched far enough in advance to ensure that the starting addresses output from A₁ and A₂/A₃ decoders 58 and 60 are valid at the appropriate time. In addition, the last microword in each of the specific operation routines specifies that starting address A₁ is to be selected as the next address input to the micro control store. Each of the effective address routines concludes with a microword which specifies that starting address A₃ is to be selected as the next address. Starting address A₃ always points to a specific operation routine, as is shown in FIG. 7D. The last microword in all immediate routines causes starting address A2 to be selected as the next address.

As is shown in FIG. 7C, starting address A₂ may reference either an effective address routine or a specific operation routine. A type III instruction (see FIG. 6) would result in starting address A₂ causing a branch to an effective address routine. Although not shown in FIG. 6, another type of instruction may require immediate addressing without also including an effective address field. For this type of instruction, starting address A₂ would reference a specific operation routine.

Thus, in order to execute a type III instruction, start-In the event that a special condition arises during the 65 ing address A₁ is selected first which initiates a generalized microinstruction routine for processing an immediate operand. The last microword in the immediate microroutine selects A2 as the next starting address which

causes a direct branch to an effective address microroutine for acquiring a second operand. At the completion of the effective address routine, starting address A_3 is selected which causes a direct branch to a microinstruction routine for performing the desired operation and 5 for transferring the next macroinstruction into the instruction register. At the completion of the specific operation routine, starting address A_1 is selected in order to begin execution of the next macroinstruction.

In Appendix F, all of the macroinstructions which 10 are performed by the preferred embodiment of the data processor are described. In Appendix G, a breakdown of the op-codes is listed for all of the macroinstructions listed in Appendix F. FIGS. 22A-22N and 22P-22U tabulate the starting addresses A1, A2, and A3 for each 15 macroinstruction op-code. The starting addresses tabulated in FIGS. 22A-22N and 22P-22U are given in terms of the label of the microword addressed. The microword labels are tabulated in Appendix A. In FIGS. 22A-22N and 22P-22U, the 4-bit code in the 20 upper left corner corresponds to bits 15-12 of the macroinstruction. The 6-bit code to the right of each row corresponds to bits 11-6 of the macroinstruction. The 6-bit code at the bottom of each column corresponds to bits 5-0 of the macroinstruction. The columns generally 25 correspond to the various addressing modes for each macroinstruction. RYD and RYA indicate that the operand is the contents of the designated address or data register. (RYA) indicates that the address of the operand is in the designated address register. (RYA)+ 30 and -(RYA) indicate a post-increment and pre-decrement mode wherein the designated address register is either incremented after or decremented before the $(RYA)+d_{16}$ address is used. operand $(RYA)+(X)+d_8$ refer to adding a 16-bit displacement 35 to the designated address register in order to specify the operand address or adding an index register and an 8-bit displacement to the designated address register in order to satisfy the operand address. ABSW and ABSL indicate that the operand address is either the 16-bit word 40 or 32-bit double-word which follows the first word of the macroinstruction in the program memory. $(PC)+d_{16}$ and $(PC)+(X)+d_{8}$ indicate that the operand address is either the contents of the program counter plus a 16-bit displacement or the contents of the pro- 45 gram counter plus an index register plus an 8-bit displacement. The column labeled "#" specifies that the operand is an immediate value which may be a 16-bit word or a 32-bit double-word which follows the first word of the macroinstruction in the program memory. 50

TWO-LEVEL MICROPROGRAMMED CONTROL UNIT

In FIG. 4, a two-level microprogrammed control unit is illustrated which includes micro ROM 72 and nano 55 ROM 73. The micro ROM is used to direct sequencing in the control unit. Micro ROM 72 in FIG. 4 contains 544 microwords each having 17 bits. The micro ROM is addressed by the 10-bit output of address selection block 64 such that up to 1024 microwords could be 60 addressed. However, the preferred embodiment of the data processor requires only 544 microwords. The microwords are arranged in either of two formats which are illustrated in FIG. 8. Format 1 in FIG. 8 is the format for all types of microwords other than those which 65 allow conditional branching, while format II is the format for microwords which provide conditional branching. In format I, bit 1 is a "0", while in format II,

16

bit 1 is a "1" such that bit 1 distinguishes the two possible formats. For conditional branch type microwords (format II), bits 2 thru 6 comprise a conditional branch choice field (CBC) and specify one of 32 possible branch conditions. Also in conditional branch type microwords, bits 7 thru 14 comprise a next micro ROM base address (NMBA) for the micro and nano control stores. As will be explained hereinafter, the 8-bit NMBA field is augmented by 2 additional bits supplied by branch control logic in order to specify the next address for the control stores.

For microwords having format I, bits 2 and 3 comprise a type field (TY) which specifies the source of the next address for the control stores. The address is selected either from one of the 3 possible addresses provided by the instruction register sequence decoder or from a direct branch address provided by bits 5 thru 14 of the microword which comprise a 10-bit next micro ROM address field (NMA). Referring briefly to FIG. 5, the NMA and NMBA bit fields are supplied by line 116 to the BA input of multiplexer 114. Conductors 120, 122 and 124 couple bits 1, 2, and 3, respectively, to decoder 126 such that the proper source is selected by multiplexer 114 as the next address. The selection of the source of the next address is determined by the TY field according to the table shown below.

TY (type)	bit 3	bit 2	abbrev	source
	0	0	₫b	NMA
	0	1	al	Address !
	1	0	a2	Address 2
	1	1	a3	Address 3

Fields common to both microword formats are the function code field (FC), comprised by bits 15 and 16, and the load instruction field (I), corresponding to bit 0. The FC field specifies the function of the current microinstruction for peripheral devices external to the data processor. The significance of the FC field is indicated in the table below.

FC (function code)	bit 16	bit 15	abbrev	operation
	0	0	n	No Access
	0	0	u	Unknown Access Type
	0	1	d	Data Access
	1	0	i	Instruction Access
	1	1	а	Interrupt Acknowledge

The I field (bit 0) is used to specify the micro cycle during which the instruction register is to be updated. When bit 0 is a "1", then the output of IRC register 52 is enabled into IR register 54 (see FIG. 4). Generally, this transfer is not made until the execution of the macroinstruction has proceeded into an operation type microroutine (FIGS. 7a-7d) such that the instruction register sequence decoder can begin to generate starting addresses for the next macroinstruction to be executed.

For microwords of the type having format II, bit 4 is included in the CBC field for selecting the appropriate branch condition. However, for microwords of the type having format I, bit 4 is not included in any of the previously described bit fields. In the preferred embodiment of the data processor, bit 4 is used in conjunction with bit 0 to control not only the loading of the instruction register but also the updating of a trap vector number (TVN) encoder. Referring briefly to FIG. 5, exception

logic block 66 includes a series of latches for storing the status of the various special conditions such as interrupt pending, trace pending, address error, etc. The outputs of these latches are coupled to a decoder which generates the A_0 and A_0S starting addresses. Two different $\,^5$ latch enable signals are provided for independently latching two groups of these latches. The first group of latches monitors the special conditions which do not await an instruction boundary before diverting control in the micro ROM. The second group of latches monitors the remainder of the special conditions. To update the TVN encoder, both groups of latches are clocked such that the output of each of these latches corresponds to the signals presented to the inputs of these latches. To partially update the TVN encoder, only one of the two clock enable signals is pulsed such that only those latches coupled to this clock enable signal are allowed to take note of signals currently presented to their inputs. For microwords of the type having format I, the loading of the instruction register and the updating of the TVN encoder are specified according to the table shown below.

-	C,I	bit 4	bit 0	abrev	result
-		0	0	db	update neither IR nor TVN
		0	1	dbi	IRC to IR, update TVN
		1	0	dbc	IRC to IR, don't update TVN
		- 1	1	dbl	IRC to IR, partially update TVN

The 544 microwords stored in the micro ROM are tabulated in appendix A which follows the detailed description of the invention. The table in appendix A lists for each micro word a LABEL, the corresponding function code (FC), the associated next micro control store address (NMA) for direct branch type microwords, a TYPE for selecting the source of the next address, and a conditional branch choice (CBC) for conditional branch type microwords. Also indicated in this table under the column entitled ORIGIN are instances where a microword is associated with the same nanoword in the nano control store as is a previously listed microword. The table further includes a column entitled ROW which indicates those microwords which are destinations of conditional branch type microwords. The placement of these microwords, which serve as destinations for conditional branches, is restricted since the branch address is comprised of an 8-bit base address plus a 2-bit branch field generated by branch control logic. Thus, two microwords which serve as alternate destinations for a particular conditional branch type microword must be placed in the same logical row of the micro ROM. The table also includes a column entiwhich are potential destinations for each of the conditional branch type microwords.

As is shown in FIG. 4, the nano control store, or nano ROM, is addressed by the same address which is used to address the micro control store, or micro ROM. Access 60 in the nano control store is either to a single word or a logical row of words (with subsequent conditional selection of a single word in that row). Access to the nano control store is concurrent with access to the micro control store. However, while there is a one-to-one 65 mapping in the micro control store between addresses and unique microwords, there is a many-to-one mapping of control store addresses to unique nanowords. It

is possible therefore for several unique microwords to share the same nanoword.

A nanoword consists of fields of functionally encoded control signals which are decoded by the control logic (block 12 in FIG. 2) to drive the control points in the execution unit for operation of bus switches, source and destination registers, temporary locations, special function units, and input/output devices. In the data processor constructed according to the preferred em-10 bodiment of the invention, each nanoword is 68 bits wide and is decoded to drive approximately 180 control points within the execution unit. The number of unique nanowords in the nano control store is 336, while the number of unique microwords in the micro control 15 store is 544.

Since each nanoword is uniquely specified by its address, it would be possible to directly decode addresses to the nano control store in order to generate control words. This would eliminate the need for the 20 nano control store but would greatly increase the amount of decoding logic in control block 12 of FIG. 2. At the other extreme, each control point could have an associated bit in the nanoword and no decoding of the nanoword would be necessary at all. In practice, some 25 chip area between the control store and the execution unit must be allocated to combine timing information and to align control word outputs with associated control points within the execution unit. It is possible to provide about three gate levels of decoding in this chip area at very little cost. The control word in the preferred embodiment of the data processor is fieldencoded in a manner which permits functional definition of fields and relatively simple decoding.

Minimization of the number of unique control words, or nano words, is facilitated by moving operands and addresses into temporary locations early in the instruction routine. This tends to make later cycles in different instructions look more alike. Instruction set design and programming of the control unit also influence the number of nanowords. Additionally, there is a trade-off between execution efficiency and the number of unique nanowords required. The more time allowed for execution, the better the chance of making various instructions look alike.

In FIG. 9, circuitry is illustrated for constructing a control store having a micro ROM and a nano ROM which are addressed simultaneously by the same address. For the purpose of simplifying the illustration, the control store in FIG. 9 receives a 3-bit address which accesses a 6-bit microword in the micro ROM and an 8-bit nanoword in the nano ROM. Three address bits (A₀, A₁, A₂) are received by conductors 128, 129, and 130 which are coupled to address conductors 131, 132, and 133, respectively. Conductors 128, 129, and 130 are tled DESTINATIONS which lists the microwords 55 also coupled to the inputs of inverters 134, 135, and 136, respectively. The output of inverter 134, the output of inverter 135, and the output of inverter 136 is each coupled to address conductor 137, 138, and 139, respectively. The micro ROM includes eight word lines (140-147) which are labeled M0 through M7 in FIG. 9. Similarly, the nano ROM includes 4 word lines (148-151) which are labeled N0 thru N3. A micro ROM word line decoder is formed at the intersection of address conductors 131-133 and 137-139 and micro ROM word lines 140-147. At particular intersections of an address conductor and a word line, a bubble is illustrated such as that shown at the intersection of address conductor 139 and word line 147. The expanded draw-

ing of the bubble at this intersection shown in FIG. 9 illustrates that a MOSFET is coupled between the word line and ground such that the word line is grounded when the address conductor is enabled. A plurality of microword columns designated generally at 152, and including column 153, intersects the micro ROM word lines 140-147 for generating a micro ROM output word. At particular intersections of the microword columns and word lines, a bubble is indicated such as column 153. The expanded drawing of the bubble corresponding to this intersection illustrated in FIG. 9 indicates that a MOSFET is coupled between column 153 and ground for causing the column to be grounded when the word line is selected.

Similarly, in the nano ROM, the intersection of address conductors 131-133 and 137-139 with nano ROM word lines 148-151 forms a nano ROM word line decoder. A plurality of columns designated generally 154 intersects the nano ROM word lines for generating a 20 nano ROM output word.

The micro ROM and nano ROM word line decoders in FIG. 9 are constructed such that the selection of word line 140 (M0) in the micro ROM also causes the selection of word line 148 (N₀) in the nano ROM. Simi- 25 larly, the selection of word line 141 (M1) causes the selection of word line 149 (N1). However, the selection of either word line 142 or word line 143 (M2, M3) in the micro ROM will cause word line 150 (N2) to be selected in the nano ROM. Also, the selection of any of 30 word lines 144, 145, 146, and 147 (M4-M7) in the micro ROM will cause word line 151 (N3) to be selected in the

To summarize the operation of the circuitry in FIG. 9, the same address is presented to the decoders of both 35 the micro ROM and the nano ROM. For any input address, there will be no more than one word line in each ROM which remains high. The line which remains high will cause the appropriate output value to be generated as the micro ROM output word and the nano 40 ROM output word according to the coding at the intersection of the selected word line and the output columns. Each word line in the micro ROM is represented by only one input address. Each word line in the nano ROM however may represent one, two, or four possible 45 different input addresses. In the preferred embodiment of the data processor, a word line in the nano ROM may represent as many as eight different input addresses. Each of the word lines in the micro ROM has a corresponding word line in the nano ROM. However, the 50 number of bits in the microword generated by the micro ROM is completely independent from the number bits in the nanoword generated by the nano ROM. It is this feature which results in an overall reduction in the size of the control store.

In FIGS. 10A-10D, the location of each microword within the micro ROM is illustrated. Each of the microword labels listed in Appendix A is shown at a particular address within FIGS. 10A-10D. Slightly fewer than half of the locations are blank since only 544 of the 60 possible 1,024 locations are used in the preferred em-

In FIGS. 11A-11F, the location of each of the nanowords within the nano ROM is illustrated. The label used for each of the nanowords is the same as the label 65 associated with a microword at a corresponding address within the micro ROM. As an example, assume that the current micro control store address (A9-A0) is the

10-bit code 01 11 10 00 10. This address references the location labeled ablw1 in the micro ROM as is shown in FIG. 10B. This same address references the location labeled ablw1 in the nano ROM as shown in FIG. 11D. As is indicated in the column labeled ORIGIN in Appendix A, other microwords which refer to the same nanoword location include abll1, ralw1, rall1, jsal1, jmal1, paal1, and unlk2.

In FIG. 12, a block is illustrated which may serve as that shown at the intersection of word line 146 and 10 a key for interpreting the microword blocks illustrated in FIGS. 13A-13CN. The portion of the key block labeled MICROROM ADDRESS in FIG. 12 is a hexadecimal number corresponding to the 10-bit address in the micro ROM where the particular microword is 15 located. The portions of the key block labeled MICRO WORD LABEL and ORIGIN correspond to the identification of each microword used in Appendix A. The portion of the key block labeled NEXT MICROROM ADDRESS specifies how the next micro control store address is to be selected, whether a branch will be direct or conditional, and whether the instruction register and trap vector number (TVN) encoder will be updated. The key to the coding used in this portion of the key block is given below.

	NEXT MICROROM ADDRESS
Key	Meaning
al	starting address A ₁
a2	starting address A ₂
a 3	starting address A ₃
bc	conditional branch
bci	conditional branch, (IRC) IR
d b	direct branch
dbc	direct branch, (IRC)→IR, update TVN
dbi	direct branch, (IRC)→IR
dbl	direct branch, (IRC)→IR, partially update TVN

The portion of the key block labeled ACCESS LABEL is used to convey information about the access class, access mode, and access type for each microword block. The first character in the access label can be one of four types as explained in the table below.

ACCE	SS CLASS	
 character	meaning	
ì	initiate	
f	finish	
п	no access	
t	total	

Initiate indicates that the data processor has begun an external access operation during the current microcycle but that the data processor need not wait for the exter-55 nal access operation to be completed before proceeding to the next microword block. Finish indicates that an access was initiated on a previous microcycle and that the external access operation must be completed during the current microcycle. No access indicates that an access operation is not pending during the current microcycle. Total indicates that the data processor must both initiate and finish an access to an external device during the current microcycle. The data processor includes circuitry (not shown) for interfacing the data processor to external devices. This circuitry is designed to transmit and receive handshake signals which allow the data processor to recognize the completion of an access operation. This circuitry inhibits the data processor from proceeding to the next microcycle for the finish and total access classes until the access operation has been successfully completed.

The second character in the access label can be one of three characters shown below.

ACCE	ESS MODE_	
character	meaning	
p	process only	1
r	read	
w	write	

Process only indicates that no access is pending during the current microcycle. Read and write indicate whether the data processor is to receive or transmit information during the external access operation.

The remaining two characters of the access label correspond to the access type according to the table 20 below.

	ACCESS TYPE	
characters	meaning	
ak	interrupt acknowledge	
im	immediate	
in	instruction	
ix	immediate or instruction	
op	operand	
uk	unknown	3

Interrupt acknowledge indicates that the current external access operation is to obtain a vector number from an external peripheral device which has interrupted the data processor. Immediate and instruction indicate that the external access operation pending during the current microcycle is to obtain an immediate word or instruction word, respectively. The "ix" designation indicates that the word being accessed during the current microcycle is either an immediate word or an instruction word since the particular microword block may be encountered in either of these circumstances. Operand indicates that the pending external access operation involves data being read by or written from the data processor. The designation unknown indicates that it 45 can not be determined whether the pending external access operation involves an immediate word, an instruction word, or an operand word. It should be realized by those skilled in the art that from the information contained within the access label, the function code 50 (FC) field, shown as bits 15 and 16 in FIG. 8, is determined.

The portion of the key block in FIG. 12 labeled REGISTER POINTERS is a 4-character key which specifies the destination and source registers in the execution unit which are enabled during the current microcycle. The first two characters are one of the six possibilities listed below.

DESTIN	DESTINATION REGISTER DECODE		
characters	meaning		
dt	data temporary register		
dx	don't care		
rx	rx field in macroinstruction		
sp	user or supervisor stack pointer		
uk	unknown		
us	user stck pointer		

Similarly, the third and fourth characters in the REG-ISTER POINTERS key designate the source register which can be one of the six possibilities listed below.

	SOUR	CE REGISTER DECODE
	characters	meaning
	dt	data temporary register
	dy	don't care
)	pc	program counter
	гу	Ry field in macroinstruction
	ру	program counter or Ry field
	uk	unknown

The significance of the portion of the key block in FIG. 12 labeled ALU FUNCTION will be explained hereinafter. The largest portion of the key block is labeled NANOWORD CONTENT which indicates the transfers of information which are enabled within the execution unit during each microcycle. For those microword blocks in which the microword label is not the same as the origin, the execution unit transfers enabled by the nanoword will be the same as those listed for the microword block which is deemed to be the origin. The abbreviations used within the nanoword content portion of each microword block are explained in Appendix B which follows the detailed description.

Appendix H illustrates the operations performed by each of the microwords. Each of the microword blocks is interpreted according to the key block shown in FIG. 12.

Use of temporary storage and routine sharing are the two basic techniques used to facilitate microroutine minimization. Temporary storage can be used to advantage if operands and addresses are moved into temporary locations early in the instruction microroutine. This makes later control words in the routine more homogenous and often permits routines to join, which can save considerable space in the control store. Routine sharing is facilitated by the following:

- 1. Incomplete translation of macroinstruction words by the control store allows extracted fields in the macroinstruction words to specify ALU functions and register selection. Instructions for various functions which require similar computational operations share the same microroutine.
- 2. During execution of immediate type macroinstructions, the immediate value is fetched and placed in a data temporary register, thereby allowing macroinstructions involving immediate values to share the register-to-memory and register-to-register microroutines already available.
- The functional branching concept already described allows the various addressing modes to be shared by most single and dual operand macroinstructions which require an operand not already contained within the data processor.

The general micro and nano control store concept allows different microroutine sequences (made up of relatively short control words) to share many of the same nano control words (which are much wider). Each macroinstruction received by the instruction register is emulated by a sequence of microwords. Only one copy of each unique nanoword need be stored in the nano control store, no matter how many times it is referred to by various microroutines.

CONDITIONAL BRANCH LOGIC

Two distinct types of conditional branches are implemented in the control unit of the data processor. One type of conditional branch is that which is implicit in an instruction and which must be specified uniquely by a microword. Examples of this first type of conditional branch are iterative routines such as multiply and divide operations which require several different conditional branches during execution of the macroinstruction although the macroinstruction does not specify these branches directly. The second type of conditional branch is that which is explicit to the macroinstruction. Set conditionally (S_{CC}) and branch on condition (B_{CC}) are examples of the second type of macroinstruction.

In FIG. 13, a block diagram is shown which illustrates the overall function of a conditional branch control network. Block 160, which corresponds to the micro ROM output latch 74 in FIG. 4, stores a microword which includes a 5-bit CBC field (bits 6-2) for 20 controlling a conditional branch operation, as was explained with regard to FIG. 8, format II. The portion of block 160 which contains the CBC field is coupled to a decoder 162 which determines whether the branch condition is implicit in the macroinstruction or is ex- 25 plicit in the macroinstruction. The portion of block 160 which contains the CBC field is also coupled by line 164 to a first input of multiplexer 166. The second input of multiplexer 166 is coupled to block 168, which corresponds to IRD register 56 in FIG. 4. The 4-bit CC field 30 (bits 11-8) in block 168 correspond to the macroinstruction bit field which specifies the conditions to be tested when executing the set conditionally S_{CC} and branch on condition B_{CC} macroinstructions. The output of decoder 162 is coupled to a selection input of multiplexer 35 166 for selecting either the CBC field in the microword or the CC field in the macroinstruction as the output of multiplexer 166. By allowing the CBC field to defer the selection of conditions to the macroinstruction word itself, a single routine in the macro control store can be 40 used to execute all of the explicit conditional branch type macroinstructions.

The output of multiplexer 166 is coupled to a selection input of multiplexer 170 by line 172. Multiplexer 170 is also coupled to line 174 for receiving conditional 45 signals from various portions of the data processor. Multiplexer 170 selects the appropriate conditional signals for transmission to address bit generator 178. The portion of block 160 which contains the CBC field is also coupled to a control input of address bit generator 50 178 by line 180. Address bit generator 178 provides a 2-bit output (C0, C1) on lines 182 and 184. Output lines 182 and 184 are coupled from branch control logic 80 to multiplexer 116, as shown in FIG. 5. In response to the signal coupled to the control input by line 180, the 55 address bit generator selects one of two possible output combinations for C0 and C1 associated with the conditional signals selected by multiplexer 170.

Conditional branches present a problem because the accesses to the micro and nano control store for the next 60 control word are overlapped with execution of the current control word. To compensate for the time delay, a cycle is allowed in programming the microroutines. In addition, the microroutines are programmed to make the most likely path the most efficient. For example, decrement and branch if not zero instruction is assumed to heavily favor the branch situation, so the microroutine computes the destination address and initi-

ates a fetch during the execution of the decrement, test, and replace computation.

Conditional branch delays are further reduced by providing a base address in the microword (NMBA in FIG. 8, format II) which can be used to initiate access to a logical row of control words. Subsequent selection of the appropriate word within the row is specified by the C0 and C1 bits output from conditional branch logic 80 in FIG. 13. In the preferred embodiment, a logical row includes four control words, one of which is selected by C0 and C1. This allows single level implementation of four-way branches. In the preferred implementation of the data processor, no macroinstruction requires more than a four-way branch at any point in the microroutine. Since a logical row is accessed for conditional branches, all of the destination control words must be on the same logical row, which somewhat restricts the location of words within the micro and nano control

An illustration of a four-way conditional branch is associated with the microword labeled mulm4 in Appendix A. For the microword labeled mulm4, the column entitled DESTINATIONS includes mulm6, mulm4, mulm3, and mulm5 as potential branch destinations. Referring briefly to FIG. 10A, it will be seen that each of the four potential destinations has an address which corresponds to 00×10 10 01 (A9-A0). The address for each of the destinations is the same except for bit 7 and bit 6. Thus, these four microwords are located within one logical row of the micro control store and one microword within the row is selected by bits 6 and 7 of the control store address. Similarly, in the nano control store, the nanowords corresponding to the four potential destinations comprise one logical row within the nano control store. Thus, the C0 and C1 bits provided by address bit generator 178 in FIG. 13 ultimately become bit 7 and bit 6 of the micro control store address.

In Appendix C which follows the detailed description, a table lists the various conditional branch choices used by the microwords in the preferred embodiment of the data processor. The column labeled CBC contains the hexadecimal code for the CBC bit field (bits 6-2 of the microword). The column entitled VARIABLE specifies the conditional signal or signals upon which the branch is dependent. The column entitled SOURCE specifies the physical location from which the conditional signal or signals are derived. In Appendix D, the abbreviations used in the VARIABLE and SOURCE columns are further explained. The column entitled VALUES shows the possible logical states of the variables upon which the branch is conditioned. The columns entitled C1 and C0 show the logical values output on conductors 184 and 182 (see FIG. 13) for each of the values or combination of values. In the column entitled REMARKS, information is given for those variables which are comprised of more than one basic conditional signal. In these instances, the order in which the basic conditional signals are listed in the REMARKS column corresponds to the order in which the bits are arranged in the VALUES column. For example, the variable nz1 is a combination of the basic conditional signals n and z such that C1 equals "0" and C0 equals "1" when n equals "1" and z equals "0".

In Appendix E a table of variables is listed which corresponds to the various branch tests which can be specified by bits 11-8 of the conditional branch (B_{CC}) and set conditionally (S_{CC}) macroinstructions. The cc

column gives the hexadecimal equivalent of the four-bit field in the microinstruction. The "abbreviation" and "meaning" columns specify the desired branch condition while the column entitled CONDITION indicates the logical combination of basic condition code signals 5 required to implement the desired branch condition.

In FIGS. 14A-14B, a circuit drawing is shown which implements the branch control logic within dashed block 80 of FIG. 13. Bits 2-6 of the microword (CBC FIELD) are received by conductors 190, 192, 194, 196 10 and 198. Conductors 190, 192, 194, 196 and 198 are coupled to inverters 200, 204, 206 and 208 for providing the complement of each of the bits in the CBC field on conductors 210, 212, 214, 216 and 218. Conductors 190, 192, 194 and 196 and complement conductors 210, 212, 15 214 and 216, corresponding to the four lesser significant bits of the CBC field, are decoded in a PLA structure similar to the one described in FIG. 9. These conductors are intersected by conductors which have been generally designated CBC decode lines which are la- 20 beled at the left-most portion of FIG. 14. The label associated with each CBC decode line is the hexadecimal equilavent of the CBC bit field which enables that particular decode line. Some of the decode lines are labeled with two numbers such as "1, 11" indicating 25 that the decode line is enabled regardless of the logic state of bit 6 in the CBC field. In other instances, two or more of the decode lines may have the same label, indicating that all such decode lines may be enabled simul-

Also intersecting the CBC decode lines are a plurality of conductors designated generally CONDITIONALS, including IRD8, IRD8 and END through IRD6. The conditional signals conducted by these lines are provided by various portions of the data processor as ex- 35 plained in Appendix D. The intersection of the conditionals conductors with the CBC decode lines allows the logic state of the one or more decode lines selected by CBC bits 2-5 to be determined by the conditional signals.

Also intersecting the CBC decode line are conductors 220, 222, 224 and 226. Each of these conductors will be pulled to ground level if any of the CBC decode lines with which it intersects (where an intersection is 220 is coupled to output terminal C1 by MOSFET 228 which is enabled when CBC bit 6 is a logic "1". Similarly, conductor 226 is coupled to output terminal C1 by MOSFET 230 which has its gate coupled to the output of inverter 208 and is enabled when CBC bit 6 is a logic 50 code control unit which may be used with a micropro-"0". Conductors 222 and 224 are coupled to output terminal C0 by MOSFETS 232 and 234, respectively, which have their gate terminals coupled to conductors 218 and 198, respectively. MOSFET 232 is enabled when CBC bit 6 is a logic "0", and MOSFET 234 is 55 enabled when CBC bit 6 is a logic "1". The logic values output on terminals C1 and C0 correspond to those listed in Appendix C.

The CBC decode line labeled "9, 19" in FIG. 14A corresponds to the rows labeled 9 and 19 in Appendix C 60 where the conditional branch is determined by the cc field of the macroinstruction. CBC decode line "9, 19" is coupled to the gate terminals of MOSFETS 236 and 238 which are enabled whenever CBC decode line "9, 19" is enabled. MOSFETS 236 and 238 couple conduc- 65 tors 224 and 226 to conductors 240 and 242, respectively. Conductors 240 and 242 are intersected by conductors designated generally cc decode lines in FIG.

14B. The cc decode lines are intersected by a group of lines designated generally CC BIT FIELD which conduct signals provided by bit 11 through bit 8 of the IRD register and signals which are the complement of these bits. These bits of the IRD register correspond to the cc field in B_{CC} and S_{CC} macroinstructions. The lines designated CC BIT FIELD and the lines previously designated CONDITIONALS overlap in that the IRD8 and IRD8 lines serve as conditional signals for the CBC decode lines. The cc decode lines are intersected by a subset (PSWZ, PSWN, PSWV, PSWC and their complements) of the conditionals conductors which intersected the CBC decode lines. Each of the cc decode lines is labeled at the left-most portion of FIG. 14B such that the labels are the hexadecimal equivalent of the 4-bit cc field which selects that particular cc decode line. A cc decode line is at a high level only if it is selected by the cc bit field and the logic expression in Appendix E for the associated cc field is true. When a cc decode line is at a high level, conductors 240 and 242 are pulled to ground such that conductors 224 and 226 are also grounded provided that CBC decode line 9,19

Thus the conditional branch choice specified by output terminals C1 and C0 may be determined by the CBC field in the microword or directly by the cc field in the macroinstruction. Also, by deferring the final selection of the C1 and C0 output signals to CBC bit 6, the structure allows two different conditional branch microinstructions to share a single common destination. An example of this latter feature is illustrated by the microword blocks labeled bbci1 and bbcw1 in Appendix H, page BH. The branch destination for both of these microword blocks is microword block bbci3 if the condition specified by the cc field is TRUE. However, the branch destination from bbci1 is bbci2 if the condition is FALSE while the branch destination from bbcw1 is bbcw3 if the condition is FALSE. In the example, the CBC field of one of the microwords bbci1 and bbcw1 would be 9 (hex) while the CBC field of the other microword would be 19 (hex). Thus, bits 2 through 5 of the CBC field select a condition to be tested while bit 6 of the CBC field selects one of a set of possible output designated by a bubble) is at a high level. Conductor 45 states associated with the selected condition for transmission to the C1 and C0 output terminals.

ALU AND CONDITION CODE CONTROL UNIT

FIG. 15 is a block diagram of an ALU and condition grammed data processor. IRD register 56' corresponds to IRD register 56 in FIG. 4 and stores a macroinstruction. Row decoder 241 is coupled to the output of the IRD register 56', and the output of row decoder 241 is coupled to ALU and condition code control block 243 by 15 row selection lines. Row decoder 241 is responsive to the macroinstruction stored by IRD register 56' in order to enable one of the 15 row selection lines. ALU and condition code control block 243 is arranged as a matrix of 15 rows and 5 columns, and row decoder 241 selects one of the 15 rows within block 243.

Nano ROM 73' corresponds to nano ROM 73 shown in FIG. 4. Three bits of the output of nano ROM 73' are coupled to column decoder 244. The output of column decoder 244 is coupled to ALU and condition control blocks 243 by five column selection lines which select one of the five columns within the row selected by row decoder 241.

Generally, macroinstructions are executed by performing a sequence of operations in the execution unit. The particular set of operations required to perform a macroinstruction is macroinstruction-static, that is, it remains fixed during the execution of the macroinstruction, and is specified by decoding the instruction type from the IRD register 56'. The set of operations to be performed by the ALU for any particular macroinstruction is stored within one of the 15 rows within block 243. Each operation in the row defines both the ALU 10 activity and the loading of the condition codes. Nano Rom 73' provides state information for the proper sequencing of the operations within the selected row. During each microcycle, column decoder 244 selects the column within the selected row which contains the 15 operation next to be performed in the sequence of operations. Thus ALU and condition code control block 243 combines the state information of the nano control store with the function information extracted from the instruction register in order to execute each macroin- 20 struction. Block 243 provides timing and control to the ALU, ALU extender (ALUE) and to the condition code registers within the program status word (PSW). If the sets of operations for the various macroinstructions are properly ordered in the array contained by 25 block 243, then the execution of most classes of macroinstruction can utilize the same nano control store sequences. For the same effective address and data types, the ADD, SUBTRACT, AND, OR, and EXCLU-SIVE OR macroinstructions share the identical control 30 store sequences.

Still referring to FIG. 15, ALU and condition code control block 243 has a first set of output lines designated 246 which are coupled to the ALU and ALUE within the execution unit (not shown). Control block 35 243 also provides a second group of output lines designated 248 which are coupled to a multiplexer 250. Multiplexer 250 includes a first group of inputs which are coupled by lines 252 to the output of condition code core latches 254. The input to the condition code core 40 latches 254 is coupled to logic within the ALU (not shown) which derives status information about the operation most recently performed by the ALU. The status information latched by the condition core latches 254 is selectively coupled to program status word regis- 45 ter 86' by multiplexer 250 under the control of the signals provided by lines 248. PSW register 86' corresponds to PSW register 86 in FIG. 4. PSW register 86' also has an input coupled to I/F line 256 which is coupled to nano ROM 73' for determining when PSW 50 register 86' is updated. Multiplexer 250 also includes second and third inputs which are coupled by lines 258 and 260 to the Z and C outputs of PSW register 86'. Briefly described, the purpose for conductor 258 is to allow the data processor to test for a zero result in a 55 32-bit (double word) operation by combining the zero result for the first 16 bits with the zero result of the second 16 bits. The purpose for conductor 260 is to allow the data processor to provide a carry during decimal arithmetic.

FIG. 16 is a table of all the operations which can be performed by the ALU in conjunction with the ALU extender (ALUE). The column entitled "ALU Function" lists the function performed by each operation and, in the case of shift operations, the pattern in which 65 the bits are shifted. In the "ALU Function" column, the symbols "a" and "d" refer to the input ports of the ALU coupled to the address bus and data bus respectively,

within the data section of the execution unit. The symbol "r" refers to the ALU result. The symbol "x" refers to an arithmetic carry (PSWX) rather than the standard carry (PSWC). A symbol which has a primed notation indicates that the complement of the indicated symbol is selected. The column entitled "Into C Bit" indicates the source of the carry output signal. The symbol "cm" refers to the carry generated from the most significant position of the ALU. The symbol "msb" refers to the most significant bit of the result. For shift right and rotate right functions, the source of the carry output signal is bit 0 of the address bus in the DATA section since this bit is coupled to the least significant input of the shift network for such function. The remainder of the columns in FIG. 16 correspond to logic signals which are generated by the ALU and condition code control unit in order to control the ALU to perform the desired function.

In FIG. 17, an ALU function and condition code table is illustrated which corresponds to the array of 15 rows and 5 columns already described with regard to ALU and condition code control block 243 in FIG. 15. In the right most column of this table, all of the macroinstructions which require an ALU function or which affect the state of the condition codes are listed adjacent to the row which contains the set of operations required by the particular macroinstruction. Within each of the five columns in the table, the left most entry specifies one of the operations found in the table in FIG. 16. The right most entry contains selection signals for controlling the condition codes stored by the PSW register. The condition code control information is a five character code corresponding to the X, N, Z, V, and C condition code bits in the PSW register. The significance of these condition codes is explained below.

Abbrev.	Meaning
x	Extend bit used for multiprecision arithmetic
N	Positive/negative: most significant bit of result
Z	Zero result
v	Overflow
C	Carry

The key for understanding the meaning of the condition code control information listed in the table is shown below:

Abbreviation	Meaning
K	Condition code not changed
D	Don't care
О	Condition code always reset
N	Update PSWN with latest N status
Z	Update PSWZ with latest Z status
v	Update PSWV with latest V status
$\frac{C}{C}$	Update PSWC with latest C status
$\overline{\mathbf{C}}$	Update PSWC with complement of
	latest C status
C*	Update PSWC with PSWC "OR"ed with
	carry generated during decimal
	correction.
<u></u> C *	Update PSWC with complement of
	the above.
Α	Update PSWX, PSWC with arithmetic
	shift carry status
V'	Update PSWV with latest status of
	N exclusive-OR C; used for
	arithmetic shift left.

If the condition code control field is left blank in the table, then the condition codes are not affected. In column 1, the condition code control information for rows 2-5 and 8-11 include two entries. The reason for having two entries is that the first entry is selected by the nano ROM in some cases while the second entry is selected by the nano ROM in other cases. The nano control word output from the nano ROM includes a 2-bit field (NCC0, NCC1) corresponding to an initiate bit and a finish bit. For columns 2-4, the same condition code control information is used if either of the initiate or finish bits is set. For column 1 of the table the first entry is selected when only the initiate bit is set. However, where only the finish bit is set, then the second entry for the condition code control information is used.

Referring briefly to FIG. 12, the description of the portion of the key block labeled "ALU FUNCTION" has been deferred until now. One, two, or three characters may appear in the ALU function portion of the microword block in Appendix H. For each of the mi- 20 croword blocks, the first character indicates the column of the table shown in FIG. 18 which is to be selected in order to perform the desired operation. The symbols 1-5 correspond to columns 1 through 5 in this table. The symbol "x" indicates a don't care condition. In 25 addition, the symbol 6, which occurs in microword blocks used to perform a divide algorithm, indicates that column 4 is enabled but that the "Iss" ALU function will shift a logic "1" into the least significant bit of the ALUE instead of a logic "0" as is the case when a 30 "4" appears.

If two or more characters appear in the "ALU function" portion of the microword block, then the second character refers to the finish and initiate identification for condition code control. The symbol "f" corresponds 35 to finish and would therefore cause the second entry in column 1 of the table shown in FIG. 17 to be used in order to control the setting of the condition code bits in the PSW register. The symbol "i" specifies initiate and would select the first entry in column 1 of the table 40 shown in FIG. 18 for controlling the setting of the condition code bits in the PSW register. The symbol "n" indicates that the condition codes are not affected for the particular operation. Finally, for those microword blocks which contain a three character code 45 for the "ALU FUNCTION" portion, the third character is the symbol "f" which indicates to the execution unit that a byte (8 bits) transfer is involved. An example is the microword block labeled mrgw1 shown in Appendix H, page H. In these instances, only the low order 50 8 bits of the address bus in the DATA section of the execution unit are driven by the selected source such that only the low order 8 bits of the selected destination are changed while the upper 8 bits of the selected destination are not disturbed. Otherwise, word operation 55 and byte operation type macroinstructions share the same basic microinstruction routines.

Referring again to FIG. 17, it should be noted that in the "addx" operation in row 3, column 2, the arithmetic carry added to the operands is the core latch copy of X 60 rather than PSWX such that the most recent X status is used. Also in row 1, column 4, the operation performed is an "lss" operation wherein the logic state of the bit shifted into the ALUE is determined by whether column 4 or column 6 is selected by the nano control store, 65 though column 6 does not appear as a separate column in the table. Also, in row 7, column 4, the input to the most significant bit of the ALU is PSWC, or PSWN

30

exclusive-or PSWV, depending on whether the multiplication is unsigned or signed, respectively.

In FIG. 18, a table illustrates the decoding of the macroinstruction stored by the IRD register in order to select one of the fifteen rows in the matrix contained by the ALU and condition code control block. The macroinstructions have been grouped into 45 combinations (0-44) as determined by the bit pattern shown in the section of the table entitled Instruction Decode. In the portion of the table entitled "Row Inhibits", the numbers which appear in a given row of the table correspond to the rows in the ALU and condition code control matrix which are to be disabled whenever a macroinstruction is encountered which has the bit pattern shown in the corresponding row of the instruction decode portion of the table.

In FIGS. 19A-19B, a programmed logic array structure is illustrated for performing the decoding function described in the table of FIG. 19. In FIG. 19A, a group of lines designated IRD REGISTER OUTPUTS AND COMPLEMENTS is illustrated. Each of these lines conducts the true or complement signal of a macroinstruction bit stored in the IRD register. Intersecting this first group of lines is a second group of lines designated MACROINSTRUCTION DECODE generally LINES which continue from FIG. 19A onto FIG. 19B. The macroinstruction decode lines are labeled with a reference numeral which corresponds to a row in the table of FIG. 18. At the intersection of a line in the first group with a line in the second group (the intersection being represented by a bubble), a MOSFET device pulls the line in the second group to ground whenever a line in the first group is a logic "1". In some cases, one of the macroinstruction decode lines intersects another of the macroinstruction decode lines. For example, macroinstruction decode line 43 is shown intersecting with macroinstruction decode line 44. At this intersection, a MOSFET device operates to pull macroinstruction decode line 44 to ground whenever macroinstruction decode line 43 is a logic "1". Similarly, macroinstruction decode lines 41 and 42 also intersect macroinstruction decode line 44. Referring briefly to the table in FIG. 18, the row numbered 44 is followed by rows set off in parenthesis and labeled 41, 42 and 43. This notation is used to indicate that rows 41, 42 and 43 further decode row 44.

In FIG. 19B, the macroinstruction decode lines are intersected by a third group of lines designated generally ROW SELECTION LINES and labeled 1 through 15. The row selection lines correspond to the 15 lines coupled to the output of row decoder 241 in FIG. 15. The decoding function performed by the PLA structure shown in FIG. 19B is effective to select one of the 15 rows in the ALU and condition code control matrix based on the information supplied by the macroinstruction decode lines.

FIGS. 20A and 20B illustrate the circuit implementation of ALU and condition code control block 243 in FIG. 15. A first group of lines designated ROW SELECTION LINES is illustrated in the upper portion of FIG. 20A and FIG. 20B. This group of row selection lines corresponds to the 15 row selection lines output by the PLA structure shown in FIG. 19B. The row selection lines are intersected by a first group of lines designated ALU CONTROL DECODE LINES in FIG. 20B in order to control the signals which select the ALU function. Shown in FIG. 20B are conductors 262, 264, and 266 which receive a 3-bit field provided by the

output of the nano ROM. Inverters 268, 270, and 272 are coupled to conductors 262, 264, and 266, respectively, for providing the complement signals on lines 274, 276, and 278. Lines 262, 264, 266, 274, 276 and 278 are intersected by lines designated COLUMN SE- 5 LECT LINES and labeled 1,2,3,4+6,5 in order to decode the 3-bit field supplied from the nano ROM. The five lines designated column select lines correspond to the five lines coupled to the output of column decoder 244 in FIG. 16. Column selection line 2 is coupled to a 10 load device 280 for holding column selection line 2 at a high level whenever column selection line 2 is enabled. Column selection line 2 is also coupled to a buffer device 282, and the output of buffer 282 is coupled to line 284 labeled ICS2. The other column selection lines are 15 similarly buffered in order to drive lines ICS1, ICS2, ICS4, and ICS5.

Line 286 in FIG. 20 provides ALU control signal CAND. Referring briefly to FIG. 16, one of the columns in the table is labeled cand' and the table illustrates 20 those operations for which the signal is active. Signal CAND is active low and the intersection of line 286 with line ICS1 causes CAND to be active whenever column 1 is selected. In FIG. 17, it will be noted that column 1 always calls for an "and" function to be per- 25 formed by the ALU, and from the table in FIG. 16 it will be seen that the "and" function is one of those operations for which signal cand' is to be active. If column 2 is selected rather than column 1, then line 284 is at a high level and MOSFET 288 is enabled such that 30 line 286 is coupled to decode line 290. In this case, line 290 is grounded such that signal CAND is active only when the row 4 selection line is enabled. Referring briefly to FIG. 17, it will be seen that within column 2 of the table, row 4 contains the only operation ("and") 35 which requires cand' to be active. On the other hand, if column 4+6 is selected, the MOSFET 292 is enabled such that line 286 is shorted to decode line 294. Line 294 is grounded for making signal CAND active whenever row selection lines 2,5,7,8 or 10 are selected. Again 40 referring to FIG. 18, it will be noted that the corresponding rows in column 4 of the table call for operations for which signal cand' is to be active. The remainder of the control signals which control the ALU are generated in a similar manner.

The row selection lines are also intersected by a second group of lines designated CONDITION CODE CONTROL DECODE LINES in FIG. 20A in order to generate the control signals which determine the setting of the condition code bits. The buffered column selec- 50 tion line ICS1-ICS5 in FIG. 20A determine which of the condition code control decode lines is coupled to the various control signals. For example, when line 284 (ICS2) is at a high level, MOSFET 296 couples decode line 298 to INX control line 300 for controlling the 55 setting of the X bit in the program status word register (PSWX). In this example, INX control line 300 will be disabled whenever row selection lines 1,4,6,7,8,11,13, or 14 are selected. Referring briefly to the table in FIG. 17 for column 2, it will be noted that for the rows men- 60 tioned above, the symbol "k" appears for the X bit position indicating that the PSWX bit should not be changed.

32

Also shown in FIG. 20A are conductors 302 and 304 which receive control signals NCC0 and NCC1 which are 2 bits provided by the output of the nano control store and correspond to the initiate and finish signals previously referred to in the description of the table in FIG. 17. Conductors 302 and 304 are coupled to the input of inverters 306 and 308, respectively, for generating the signals INIT and FINISH on lines 310 and 312, respectively. Line 310 intersects decode line 314 and line 312 intersects decode line 316 such that decode line 314 is enabled when INIT is a logic "0" and decode line 316 is enabled when FINISH is a logic "0". MOSFET devices 318 and 320 couple decode lines 314 and 316 to control lines 322 and 324, respectively, and are enabled when line 326 (ICS1) is at a high level indicating that column 1 has been selected. Control lines 322 (INVI) and 324 (INVF) are gated by circuitry (not shown) in order to control the setting of the overflow bit in the program status word register (PSWV). Decode line 314 is grounded whenever rows 13 or 14 are selected while decode line 316 is grounded whenever rows 2-5 or 8-11 are selected. Referring briefly to the table in FIG. 18 in column 1, it will be noted that for an initiate type operation, the V bit in the program status word register is unchanged only in rows 13 and 14 while for the finish type operation, the V bit in the program status word register is unchanged in rows 2-5 and 8-11.

Lines 302, 304, 310, 312 are also coupled to a gating network which includes AND gates 328 and 330 and NOR gate 332 for generating a gated signal on line 334. If the signals received by conductors 302 and 304 are both logic "0", then line 334 is enabled and causes the condition code control signals to be disabled such that the condition codes in the program status word register are unchanged. This case corresponds to those microword blocks in Appendix H for which the ALU function portion indicates that the condition codes are not affected. Conductor 336 (INHCC) also intersects the condition code control lines such that these control lines are disabled when line 336 is a logic "1". Line 336 is coupled to a decoder (not shown) which detects those macroinstructions which do not affect the condition codes. In the case of these macroinstructions, line 336 is enabled in order to inhibit the condition codes in the PSW register from being affected.

Referring again briefly to FIG. 20B, a sixth column select line appears which is labeled 0 and which is coupled to the input of buffer 337 for driving conductor 338 (ALURL). The significance of this signal will now be explained. Whenever at least one of the nano control store output bits (NIF0-NIF2) received by conductors 262, 264 and 266 is a logic "1" then one of the column select lines 1-5 is enabled indicating that the ALU is to perform an operation. In this event, a temporary storage register or latch within the ALU is updated. However, during certain microcycles, no ALU function is to be performed and the latch within the ALU should not be updated. For these microcycles, conductors 262, 264 and 266 receive logic "0" signals such that column select line 0 is enabled. The ALURL signal conducted by line 338 signifies this case and inhibits activity within the ALU latch.

APPENDIX A LIST OF MICROWORDS

ROUTINE	LABEL	FC	NMA	TYPE	CBC	ORIGIN	ROW	DESTINAT	PIONS
o#w1	o#w1	i		a2					
ablw1	ablw1	i	ablw2	d b					
40.01	ablw2	i	ablu3	d b		*			
	ablw3	d		a3					
abww1	abww1	i	ab1w3	d b					
adrw1	adrw1	đ	adrw2	d b					
	adrw2	Ü	- 4 7	a3 db					
adsw1	adsw1	i	adsw2 adrw2	d b					
e#w1	adsw2 e#w1	ij	auruz	a2					
aixw0	aixw0	n	aixw1	d b					
	aixw1	i		bс	i11			aixw2	aixw4
	aixw2	i	adsw2	d b			aiai1		
	aixw4	i	adsw2	d b			aiai1		
pinw≥	pinwl	d	pinw2	dβ					
	pinw2	d		a 3					
pdcw1	pdcw1	n	pdcw2	db a3					
o#11	pdcw2 o#11	d i	o#w1	d b					
owii ablli	ablli	i	ab112	d b		ablw1			
8 0111	ab112	i	ab113	d b		ablw2			
	ab113	ď	adr12	d b					
abwli	abwl1	i	ab113	dЬ		abww1			
adr11	adrl1	d	adr12	d b					
	adr12	d		a3		adswi			
adsl1	ads11	i	ads12	d b		ab 113			
	ads12	u	ads13	a3					
e#11	ads13 e#11	u i	e#w1	d b					
aix10	aix10	'n	aixli	d b		aixwO			
•1.1.0	aixli	i		bс	i11	aixw1		aix12	aix15
	aix12	i	ads12	d b		ai xw2	aiai2		
	aix15	i	ads12	d b		aixw4	aiai2		
pinl1	pinl1	d	pin12	d b		adrl1			
	pin12	ď	pinl3	db a3					
- 4-14	pinl3	ď	pdc12	db					
pdc11	pdcl1 pdcl2	n d	adr12	db					
mrgw1	mrgw1	i	กตาน3	dbi					
mrgm1	mrgm1	i	Ewrmm	dbi					
malwi	malw1	i	malw2	d b					
	malw2	ď	malw3	dbi			mabb1		
_	malw3	i	b	d b d b			Menor		
maww1	คลพบ1 กลบบ2	i	maww2	d b					
mmrw1	maww2 mmrw1	ď	ตกาษ2	d b					
Man. O.	mmrw2	i	กกาน3	dbi			mmst1		
	mmaw2	i	mmrw3	dbi			mmst1		
	Swrmm	i		a1					
mmdw1	mmdw1	i	wa wa 5	d b					
nn x wO	ww x mO	n	mm x w 1	d b b c	i11			mmxw2	Ew x mm
	#####################################	i	வையம்2	d b					
	mm x w2	i	mauw2	db			തതതെ 1		
mmiw1	mmiw1	ā	mmiw2	dbi		mmrw1			
	mmiw2	i		ai					
mmmw 1	กดคม 1	i	ดดดพ2						
		đ	_	al		pdcw1			
asxw1	asxw1	, B	asxw2 asxw3			bacmı			
	asxu2	d	asxwii asxw4						
	asxw3	ď	asxu4 asxu5	7.7.					
	as xw5	i	morw2						
asxl1	asx11	n	asx12			pdcw1			
#3	asx12	d	asx13	d b					
	asx13	d	asx14			asxw2			
	asx14	ď	asx15			asxw3 asx12			
	asx15	· d	asxló	db		35X12			

4,325,121

			4	1,325,12	.1				
	35						36		
ROUTINE	LABEL	FC	NMA	TYPE	CBC	ORIGIN	ROW	DESTINA	TIONS
		. •	141117		0.50	5.1.101,1			
	asx16	d	asx17	d b					
	asx17	ď	asx18	dbi					
	asx18	· i	morw2	d b					
mrgl1	mrgl1	i	mrg12	dbi		mrgw1			
m: 911	mrg12	i		a1		9.52			
mall1	mall1	ī	mall2	db					
*****		•	,,,d 2 x L		A	-2			
	ma112	ď	mallS	d b					
	ma113	d	malw3	dbi					
mawl1	mawl1	i	maw12	d b		maww1			
	maw12	ď	maw13	d b					
	maw13	d	b	d b					
mmrl1	mmrl1	d	mmr12	d b					
	mmr12	d	mmrw2	dbi					
mmdl1	mmdl1	i	maw12	d b		mmdw1			
mm x 10	mm x 10	n	mmxl1	d b		Ow x mm			
	mm x l 1	i		bс	i11	mm x w 1		mm x 12	mmx13
	mm x 12	i	maw12	đЬ		mm x w2			
	mm x 13	i	maw12	d b		mm x w3	mmmm2		
mmil1	mmil1	d	mmil2	d b		marl1			
	mmil2	d	mmiw2	dbi		mmr12			
mmml1	mmm 11	i	mmm12	dbi		തതയ 1			
	mmm12	d	mmmw2	dЬ					
rrgw1	rrgwi	i	rrgw2	dbi					
-	rrgw2	i	_	a 1					
rrgm1	rrgm1	i	rrg12	db i					
ralw1	ralw1	i	ralw2	d b		ablw1			
	ralw2	i	maww2	d b					
raww1	raww1	i	maww2	d b					
rmrw1	rmrw1	đ	mar w2	dbi					
rmdw1	rmdwl	i	radw2	db					
	rmdw2	đ	b	dbi					
T m x w O	Ошхмп	n	rmxw1	d b		aixwO			
	rmxw1	i		bс	i11	mm x w 1		rmxw2	Ewxmr
	rmxw2	i	rmdw2	d b		aixw2	rmrm1		
	EwzmT	i	rmdw2	d b		aixw4	rmrm1		
rmiw1	rmiwl	d	mmiw2	dbi		rarw1			
rmmw1	ramw1	i	mmmw2	dbi					
rrg11	rrgl1	i	rrg12	dbi		rrgw1			
•	rrg12	i	-	a1		_			
rall1	rall1	i	ral12	d b		ab lw1			
	ra112	i	rall3	d b		ralw2			
	rell3	đ	maw13	d b					
rawli	rawl1	i	rall3	ďЪ		raww1			
rmrl1	rmrl1	đ	rmr12	d b					
	rmr12	d	rarl3	đbi					
	rmr13	i		a 1					
rmdl1	rmdl1	i	rmd12	đЬ		rmdwi			
	rmd12	đ	rmd13	d b		rall3			
	rmd13	d	rmrl3	dbi		rmdw2			
rmx10	rmx10	n	rmx11	d b		Owxie			
	rmxl1	i		ÞС	i11	mm×w1		rmx12	rmx13
	rmx12	i	rmd12	d b		aixw2	rmrm2		
	Elxar	i	rmd12	d b		aixw4	rmrm2		
rmil1	rmil1	d	rmil2	d b		rmrl1			
	rmil2	đ	rmil3	dbì					
	rmil3	i		=1					
rmml1	rmml1	i	rmm12	dbi		ramu1			_
	rmm12	d	mmmw2	d b					
morw1	morw1	i	morw2	dbi					
	morw2	đ		-1		คลพษ2			
morl1	morli	i	mor12	dbi		morw1			
	mor12	d	worm5	d b					
romw1	romw1	i	rrgw2	dbi					
romm1	romm1	i	rorm2	dbi		romw1			
roml1	roml1	i	rom12	dbi		romw1			
	rom12	i	roml3	đb					
	roml3	đ		a 1					
rorw1	rorw1	i	rrgw2	dbi					
					A-:	5			

		3/						3			
ROUTINE	LABEL	FC	NMA	TYPE	CBC	DRIGIN	ROW	DESTIN	ATIONS		
	H1120		1 11 11 1		020	D.1.101.1					
rorli	11		10	db1							
LOLII	rorl1	i	ror12			rorw1					
	rorl2	i	rorl3	d b							
	rorl3	n	roml3	d b							
roaw1	roaw1	i	roaw2	dbi							
	roaw2	i		a 1			rosc1				
roal1	roali	ī	roal2	dbi		roawi					
, , , ,			-			1.0907					
	roal2	i	roal3	d b							
	roal3	n	roal4	d b							
÷	roal4	n		a 1							
rormi	rormi	i	rorm2	dbi		rorw1					
	rorm2	i	Emtot	d b		ror12					
	Emror	n	rom13	d b							
dvuri	dvur1	n	dvum2	d b							
	dvur2	n	Cruvb	db							
	dvur3	n	trap3	d b						•	
dvum1	dvum1	ח	dvum2	ďЪ							
	d∨um2	n		bс	Z			d∨um3	dvur2		
	Emuvb	n		bс	c		trdvi	d∨um4	dvum5		
	d∨um4	i	dvuma	dbi			dvdv1				
	dvumz	i	dvuma	dbi			dvdv1				
	dvuma	i		al			dvdv1				
	dvum5	'n			_			8muvb	dvum7		
				bc	n		dvdv1				
	dvum6	ח		bc	n		qvqv3	dvumB	dvum7		
	dvum7	R		ЬC	auz		d~d~3	dvumó	dvum9		
	d∨um8	n		ЬC	auz	dvum7	dvdv3	dvumb	ganúc		
	dvum9	n	dvumd	d b			44445				
	dvumd	i	dvum0	dbi			dvdv5				
	dvumb	ก		bc	c		dvdv4	dvumb	dvume		
	dvumc	n		bс	č	dvum9	dvdv4	dvumd	dyumf		
	dvume	n	dvum5	d b	•	••••	dvdv2	4.0			
	dvumf	i	Omuvb	dbi			dvdv5				
			a v umo				avava				
4	dvum0	i		a1							
dvs01	dv#01	n	E0svb	d b		dvur1					
dvs02	dvs02	n	dvs03	đЬ		dvum1					
	EOsvb	n		bс	nz1			dvs04	dvs05	dvur2	dvunc
	dvs04	n	dvs06	d b		Emuvb	trdv1				
	dvs05	n	dvs06	db			trdv1				
	dvs06	n		bc	n			dvs07	dvs10		
	dvs07	n	dvsOB	db	••		dvdvb		01110		
	dvsOB		47500	_	_	4	44440		400		
		n	4	bc	C	qvnwe		dvumz	dvs09		
	dvs09	n	dysOc	d b		dvum5					
	dvs10	n	dvs11	d b			dvdv6				
	dvs11	n	dv=08	d b							
	dvsOa	77	dvsOc	d b		dvum6					
	dvs0c	n		ЪC	auz	dvum7	dvdv7	dvsOd	dvs0e		
	dysOd	n		ЪC	C	dvumb	dvdv9	dvs0a	dvsOf		
	dvsOe	n		bc	Č	dvumb	dvdv9	dvs13	dvs12		
	dvsOf	n	dvs09	db	•	dvume	dvdvB	41220			
	dvs12		dvs14	db							
	dvs13	n				dvum5	dvdve				
		n	dvs14	d b			dvdve			•	•
	dvs14	n	dvs15	фb							
	dvs15	n		bс	n			dvs16	dvs1d		
	dvs16	n		bс	n		dvdva	dvs17	dvsla		
	dvs17	i		bci	n		dvdvb	leas2	dvuma		
	dvsla	ก	dvs1b	d b		E0avb	dvdvb				
	dvs1b	n		bc	nz2			dvum4	dvelc	dvs1c	duste
	dvs1c	i	leas2	dbi			dvdv1	4,000,		44324	
	dvs1d	n		bc	_	dvs16		al	4		
					n		dvdva	dvs1f'	dvsle		
	dvsle	n	4	bc	n	dvs1b	dvdvd	dvsic	dvum4		
	dvs1f	n	dvs20	dbi		E0avb	d vdvd				
	dvs20	i		bс	n:2	dvs17		dvuma	leas2	leaaz	leau2
trap1	trap1	n	trap2	d b		traci	trch1			**	-
•	trap2	n	trap3	db		A-4	•				
	trap3	ď	trap4	db							
	•	ď		d b							
	trap4		trap5			441-4					
	trap5	ď	trapó	db		itlx4					
	trap6	i	jmal1	d b		1dmd4					
bser1	bser1	n	bser2	dbc		_					
	bser2	n	Ersed	q p		trac2					
	bser3	d	bser4	d b		trap3					
	bser4	d	bser5	db		-					
	bser5	ā	bseró	ďb		trap3					
	bser6	ď	trap3	фb							
	2 3 E Q	v	~ : = P 🔾								

		39			7,525	,12.1		40
PROUTINE	LABEL	FC	NMA	TYPE	CBC	ORIGIN	A THE	DESTINATIONS
itlx1	itlx1	n	itlx2	d b		trac1	`	
	it1x2	n	itlx3	d b				
	it1x3	п	itlx4	d b				
	itlx4	đ	itlx5	d b				
	it1x5	a	itlx6	d b				
	itlx6	n	itlx7	dbl db		d∨nwp		
trac1	itlx7 trac1	n n	trap4 trac2	d b				
£1.9C1	trac2	n	trap3	db				
mp ow 1	mpow1	i	mpow2	d b		adswi		
	mpow2	d	mpow3	dbi				
	mp ow3	d	b	d b		- 4 4		
mpol1	mpol1	i	mpo12	db dbi		adsw1		
	mpol2	d d	тро13 тро⊌2	d b				
mpiw1	mpol3 mpiw1	i	mpiw2	d b		ad sw1		
p.zwz	mpiw2	ď	mpiw3	d b				
	mpiw3	d	mpiw4	dbi				
	mpiw4	i		a 1		4		
mpil1	mpil1	i	mpil2	d b		adsw1		
	mpil2	ď	mpil3	d b d b		mpiw2		
	mpil3 mpil4	d d	mpil4 mpiw3	d b				
cmmw1	cmmw1	ď	cmmw2	d b				
	c mmw2	ď	c mmw3	d b				
	C mmw3	d	c mmw4	dbi				
	c mmw4	i		a 1		•		
cmml1	cmml1	ď	cmm12	d b		cოო⊎1 cოო⊎2		
	cmm12	d d	cmm13 cmm14	d b		C MANUZ		
	cmm13 cmm14	ď	cmm15	dbi		сммшЗ		
	cmm15	ď	cmm16	d b				
	cmmló	i	cmm17	d b				
	cmm17	i	_ '	a 1				
exge1	exgei	i	exge2	dbi				
asbb1	exge2	i	rcal3 asbb2	d b d b		pdcw1		,
92001	asbb1 asbb2	n d	asbb2	d b		asxw2		
	asbb3	ď	asbb4	d b		asxw3		
	asbb4	ď	asbb5	dbi		asxw4		
	asbb5	i	asbb6	d b				
	asbb6	1	morw2 rbrb2	db dbi		rorw1		
rbrb1	rbrb1 rbrb2	i i	rbrb3	db		asbb6		
	rbrb3	'n		ai				
b	b	i	Ewrmm	dbi				
maqw1	maqw1	i	worm5	dbi				
maq11	maq11	i	mor12	dbi		maqw1		
raqw1	raqw1 raq11	i i	roaw2 roal2	dbi dbi		raqwi		
raqli rlqli	riqli	i	mmrw3	dbi		A-5		
halti	halt1	d	halti	d b		d∧∩wp		
stopi	stopi	n		a 1				
cpmm1	cpmm1	i	cprm2	dbi		romw1		
cpdwi	c p d w 1	i	Ewinn	dbi				
cpd11	cpdl1	i	cpd12	dbi		cpdw1		
	cpd12	i	rcaw2	ai dbi		гоаш1		•
rcaw1	rcaw1 rcaw2	i	(Came	ai				
rcali	rcali	í	rcal2	dbi		roaw1		
	rcal2	i	rcal3	đ b				
	rcal3	n	_	a 1				
cpmw1	cpmw1	i	rcaw2	dbi		romw1 romw1		
cpml1	cpml1	i	cpml2 rcal3	dbi db		Lows		
cprw1	cpml2 cprwl	i	rcaw2	dbi		rorw1		
cprw1	cprli	i	cpr12			rorwi		
	cpr12	i	rca13	d b				
cprm1	cprm1	i	cprm2			rorw1		
•	cprm2	i	rcal3			L		
stiwl	stiwl	n	stiw2			trac1		
	stiw2 stiw3	n n	stiw3 stiw4					
	\$ C1W3	71	malu3					

		41	[-,-	,		42			
RUUTINE	LABEL	FC	NMA	TYPE	CBC	ORIGIN	ROW	DESTINA	TIOUS		
rstw1	rstwi	n	stiw4	db							
mstw1	mstw1	'n	stiw4	db							
stmw1	stmw1	i	stmw2	dbi							
	s tmw2	i	morw2	d b							
strw1	strw1	i	strw2	dbi		trac1					
	strw2	i	rcal3	d b							
tsmw1	tsmw1	i	Ештаа Ештаа	dbi dbi		rrgw1					
tsrw1 tsml1	tsrw1 tsml1	i	tsm12	dbi		tsmw1					
031111	tsm12	i		a 1							
tsrl1	tsrli	1	tsr12	dbi		rrgw1					
	tsr12	i		-1							
suspi	susp1	i	extr2	dbi		exge1					
•	lusp1	1	leaa2	dbi dbi		leas1					
swap 1	swap1 swap2	i	swap2	a1							
rset1	rset1	n	rset2	d b		stop1					
	rset2	n	rset3	dbi		·					
	rset3	•	rset4	d b			rsrs1				
	rset4	•		bc	AUI	dvumb	rere1	rset3	rset5		
	rset5	i	rstp2	al dbc			1.21.27				
rstp1	rstp1 rstp2	ก ก	rstp3	db					•		
	rstp3	i	rstp4	db					•		
	rstp4	i	rstp5	dЪ		rstp3					
	rstp5	i	jmali	db							
mulr1	mulr1	į	mulm2	dbi							
mulm1	mulm1 mulm2	i	mulm2	dbi bc	msO	rorl2		mulm4	mulm3	mulm4	mulm5
	mulm2	'n	mulm4	db			mumu1			,	
	mulm4	n		bс	mOi		mumu1	mulmó	mulm4	mulm3	curina
	mulm5	n	mulm4	d b			mumu1				
	mulm6	n	_	a1			mumu1				
กกสน1	กกลษ1	i	morw2	dbi dbi							
nnrw1 nnml1	กกรษ1 กกส11	i	nnm12	dbi		nnmw1					
)111B4 A A	กกต12	i	morw2	d b		,,,,,,,					
nnrll.		i	nnr12	dbi		nnrw1					
	nnr12	i	roal4	d b		A-6					
nbcri	nbcr1	i	nbcr2	dbi		nnrwi					
	nbcr2	i	nbcr3	d b		asbbó					
	nbcr3	n		-1			nbsr1				
nbcm1	nbcm1	i	asbb6	dbi							
extr1	extr1 extr2	i	extr2	dbi a1							
jsal1	jsal1	i	jsa12	db		ablw1					
,,,,,,	jsal2	ī	jsau2	db							
jsrd1	jerdi	n	jsrd2	d b						•	
	jerd2	i	jsrd3	d b							
	Ebrai Oweal	i	jsaw2 jsaw1	d b d b							
1 s a w O	jsaw0 jsaw1	n	1sam5	db							
	jsaw2	ā	Jeau3	d b							
	Jsaw3	ď	Ď	dbi							
jsra1	jsrai	i	jsaw2	db							
JerxO	Jarxo	n	JET X 1	d b b c	i11	aixw0		jerx2	Jerx3		
	jerx1 jerx2	n n	jsrd2	db	***	•	jsjsi	J	3 5		
	Jerx3	n	jerd2	d b			jejei				
jmaw1	jmaw1	n	jma12	d b		Jeam0	=				
jmpa1	jmpa1	i	b	d b							
jmal1	jmali	i	jma12	d b		ablw1					
jmpd1	jmal2 jmpdi	i	b bbci3	db db		jsrd1					
lwb x O lwb a r	TwbxO	n	jmp x 1	db		aixw0					
Just	jmpx1	n		bс	i11			jmpx2	Sxdwf		
	jmp x2	n	bbc i3			jerx2	jm jm 1				
	Exami	n	bbci3			Jerx3	jm jm 1				
denti	denti	n	dent2	db				dent4	dent3		
	dent2 dent3	i	dent5	bci db	ze	rcaw2	dcdc1	951164	5.1100		
	dents	i	b	db		ror12	dcdc1				
	dcnt5	i	ретед			b					

4,325,121

		43			4,32.	0,121		44	
									mTO21C
ROUTINE	LABEL	FC	NMA	TYPE	CBC	ORIGIN	ROW	DESTINA	TIONS
				_					
bbci1	bbcil	n		bс	C C	denti	mabb1	bbci2	bbc i 3
	bbc i 2	n	Þ	d b		rcal3			
	bbci3	i	þ	фb					
bbcw1	bbcw1	n		рc	CC			ppcm3	bbci3
	6 b c w 3	n	malw3	d b		rcal3	mabb1		
laal1	leel1	i	14412	d b		o#11			
	laa12	i	ь	d b		o#w1			
laaw1	laawi	i	b	₫ Þ					
leaal	leaai	i	leas2	dbi					
*	leaa2	i		a 1			dvdv1		
lead1	leadi	i	lead2	d b					
	lead2	i	b	d b					
leaxO	leaxO	n	leaxi	d b		aixwO			•
	leax1	i		bс	i11	aixw1		leax2	leax3
	leax2	i	leax4	d b			lelx1		
	leax3	i	leax4	d b			lelx1		
	leax4	n	ь	ďЬ				-	
peaxO	peaxO	n	peaxi	d b		aixw0			
·	peax1	i	·	ЪC	i11	aixw1		peax2	peax3
	peax2	i	peax4	d b		aixu2	pepx1		F
	peax3	i	peax4	d b		aixw4	pepx1		
	peax4	n	peax5	d b					
	peax5	i	peax6	ďЬ					
	peax6	ď	morw2	ďb		bsri2			
paal1	peal1	i	paal2	d b		ablw1			
•	paal2	i	paau2	db					
paaw1	paaul	i	paaw2	d b					
	paaw2	đ	maw13	db		bsri2			
04 .				11.	A-7				
e de la constante de la consta	pesai	i		dbi					
gead1	peadl	i	peax6 pead2	45,4%					
ALC:	pead2	i	pead3	dbi					
	pead3	i	peaxó	d b					
bsri1	bsri1	'n	bsri2	d b					
	beri2	ď	bsri3	db					
	bsri3	ď	malw3	d b					
bsrw1	bsrwi	ก	bsrw2	d b					
	bsrw2	ď	bsrw3	d b		bsri2			
	bsrw3	ā	malu3	d b					
unlk1	unlki	ā	unlk2	db		ldmr2			-
	unlk2	ď	un1k3	dbi		ablw1			
	un1k3	i	unlk4	d b					
	unlk4	i		a1					
link1	link1	i	link2	d b					
	link2	i	link3	d b		Ebret			
	link3	ď	link4	dbi		•			
	link4	ď	mmiw2	d b					
chkr1	chkr1	i	chkr2	dbi					
	chkr2	i		bc	nν			trap1	traps chkr3 trap1
	chkr3	n		bc	n	dwumb	trch1	chkr4	trapi
	chkr4	n		ai			trch1		
chkm1	chkm1	i	chkr2	dbi			-		
rtr1	rtr1	ď	rtr2	d b		C mmw3			
	rtr2	ď	rtr3	d b		malw3			
	rtr3	d	rtr4	d b		smaw2	•		
	rtr4	ď	jmal2	d b					
rts1	rts1	đ	rts2	d b		cmmw3			
	rts2	d	rts3	d b		ab lw1			
	rts3	i	b	d b					
bcsm1	bcsm1	i	bcsm2	dbi					
	bcsm2	đ		a1					
bcsr1	bcsr1	1	bcsr2	dbi		exge1			
	bcsr2	i		Ьc	d 4	-		bcsr4	bcsr3
	bcsr3	n	bcsr5	d b			bcbc1		
	bcsr4	n		a1			bcbc1		
	bcsr5	n		a 1					
bclm1	bclm1	i	bclm2	dbi					
	bclm2	i	bcsm2	d b					
bclr1	bclri	1	bclr2	dbi		exge1			
	bclr2	i		bс	d4	bcsr2	–	bclr4	bclr3
	bclr3	n	bclr5	d b		Eresd	bcbc2		
	bclr4	n	bcsr4	d þ			bcbc2		
	bclr5	71	bcsr5	d b		bclr4		F.,	

sriw1

srr12

srrw2

sril1

sriw1

sril1

sriw1

i

dbi

dbi

					4,32	5,121			
		47			•	•		48	
:OUTINE	LABEL	FC	NIM A	TUDE	000	557571	2011	DESTIN	ATTOUS
TOOTINE	LABEL	FC	NMA	TYPE	CBC	DRIGIN	ROW	DESTIN	TITOMS
srrl1	srrli	i	srr12	dbi		srrwi			
21144	srr12	i		bс	auz	srrw2		srr13	srrl4
	srr13	n		bс	auz	STTW3	srsr1	srr13	str14
	str14	n	srr15	db			srsr1		
			3.110	a i					
	srrl5 sftm1	n i	sftm2	dbi		tsmw1 .			
sftm1						, , , , , , , , , , , , , , , , , , ,	1- 9		
	sftm2	i	morw2	d b					
	2 2 2 2 0 0	n	halt1	d b					
	22201	n	halt1	d b					
	22202	n	halt1	d b					
	22203	n	halt1	d b					
	z z z 04	n	halti	dЬ					
	z z z 05	ท	halt1	d b					
	z z z 06	ħ	halt1	db					
	z z z 07	n	halti	dЬ					
	2 Z Z O 🖯	n	halt1	dЪ					
	z z z 09	n	halt1	ďЪ					
	zzzOa	n	halt1	d b					
	2 2 2 Ob	n	halt1	d b					
	zzzOc	n	halt1	d b					
	zzzOd	n	halt1	d b					
	zzzOe	n	halt1	d b					
	2120f	n	halt1	d b					
	22210	n	halt1	d b					
	22211	n	halt1	d b					
	21212	п	halt1	d b					
	22214	n	halt1	d b					
	22215	n	halt1	d b					
	22217	n	halt1	d b					
	22218	n	halt1	ďЬ					
	22219	n	halt1	d b					
	zzzla	n	halt1	d b					
	zzzib	n	halt1	đ b					
	22210	ח	halt1	d b					
	zzzid	n	halt1	d b					
	zzzle	n	halt1	d b					
	22216	'n	halti	db					
	22220		halt1	db					
	22221	n	halt1	db					
	22222	n	halt1	d b					
		n		d b					
	22223	n	halt1						
	22224	n	halt1	d b					

20	
-continued	i

	A DRENDIV D	-		-continued
	APPENDIX B			APPENDIX B
abbrev	meaning	-	abbrev	meaning
rx	register (data or address) designated by		ab*	ADDRESS BUS (at least data section)
rxa	R_X field in macroinstruction address register designated by R_X field in macroinstruction	5	abe	sign extend sign bit onto high section of ADDRESS BUS
rxd -	data register designated by R_{x} field in macroinstruction		aob	address output buffer coupled to external address bus
rxh	upper half (16 most significant bits) of register (data or address) designated by		•	ADDRESS BUS (high, low, and data sections) or alternatively DATA BUS (high, low, and
	Rx field in macroinstruction	10		data sections)
rxl	lower half (16 least significant bits) of register (data or address) designated by		* e	sign extend sign bit onto high section of ADDRESS BUS or alternatively onto high section of DATA BUS
rxdl	\mathbf{R}_{X} field in macroinstruction lower half (16 least significant bits) of data register designated by \mathbf{R}_{X} field in		psw	program status word which stores condition codes, interrupt level, trace mode bit,
	macroinstruction	15		supervisor mode bit
ry	register (data or address) designated by Ry field in macroinstruction		psws	supervisor mode bit in the program status word
rya	address register designated by $\mathbf{R} \mathbf{y}$ field in macroinstruction		ssw	special word which monitors status of current microinstruction; accessed in event
ryd	data register designated by Ry field in	20		of address error or bus error to aid
	macroinstruction upper half (16 most significant bits) of	20	at	processor in recovery from error temporary address register
ryh	register (data or address) designated by		ath	upper half (16 most significant bits) of
	Ry field in macroinstruction		atii	temporary address register
ryl	lower half (16 least significant bits) of		atl	lower half (16 least significant bits) of
- 7 -	register (data or address) designated by			temporary address register
	Ry field in macroinstruction	25	sp	user or supervisor stack pointer
rydl	lower half (16 least significant bits) of		sph	upper half (16 most significant bits) of
	data register designated by Ry field in			user or supervisor stack pointer
	macroinstruction		spl	lower half (16 least significant bits) of
FZ	register (data or address) designated by			user or supervisor stack pointer
	4-bit field of second word of macro-		pc	program counter register
	instructions using indexed addressing for specifying register to be used as the index	30	pch	upper half (16 most significant bits) of
rzl	lower half (16 least significant bits) of		1	program counter register
121	register described immediately above		pcl	lower half (16 least significant bits) of program counter register
db	DATA BUS (including high, low, and data		doe	decoder in data section of execution unit
u o	sections)		der	which is used for bit manipulation
dbh	DATA BUS (high section only)	25	reset pren	used during instruction which specifies
dbl	DATA BUS (low section only)	35	-	access to multiple registers in order to
dbd	DATA BUS (data section only)			advance encoder to the address of the next
db*	DATA BUS (at least data section)			register to be accessed
dbe	sign extend sign bit onto high section of		ftu	field translation unit
- 41.	DATA BUS		idle wait	no transfers occur during this microcycle
edb	external data bus data bus input buffer (including a latch)	40	tpend	a one-bit latch which indicates whether the
dbin	coupled to external data bus	40		current macroinstruction should implement a
dbinh	upper byte (8 most significant bits) of data			trace upon completion of the
Gom	bus input buffer			macroinstruction
dbinl	lower byte (8 least significant bits) of data bus input buffer		inl	latch which stores the interrupt level of the interrupting device upon recognition of
dob	data bus output buffer coupled to external data bus	45		an interrupt for subsequent transfer into program status word stores vector which can be supplied to field
dobh	upper byte (8 most significant bits) of data bus output buffer		trap	translate unit for addressing a trap routine in event of trap condition (e.g.
dobl	lower byte (8 least significant bits) of data bus output buffer		corf	divide-by-zero) correction factor for decimal arithmetic
ab	ADDRESS BUS (including high, low, and data sections)	50		which can be provided to ALU shift right used in multiply operation;
abh	ADDRESS BUS (high section only) ADDRESS BUS (low section only)			carry bit coupled to msb of ALU; 1sb of
abl				

CBC Conditional Branch Choice

CBC	VARIABLE	SOURCE	VALUES	C1	co i	REMARKS
0	· ———	irc	0	0	0	
		1	1		1 1	1
1	l auz	l eu i	_			1
+	'	!	•		1 1	
11	auz	t eu i				
			_			
2	c	psw :	-	_	• •	1
12			•		. 0	
	. c	p s w	-		1 0	
	2	psw i	-		-	
	_	, , , ,	1			I
4	nz1	PSW	-	_		n^z
;	!	1		1 0	1 1	
1		!	x1	1 1	1 1	l
5	l n	psw	0	0	1 1	•
			1		•	1
	ח	psw	0			
			1	1 1		 n^2
6	nz2	psw	00			
7	i msO i	eu.ird			1 1	: ! ir[8]^alue[0]
•	l mac		01	_		17161 4109101
				_	iò	
8	m01	eu, ird				- aux^ir[8]^alue[1:0]
1	t i	1	000x	1 1	1 1	
1		l i		1 0 1		•
į		1				1
					1 1	
i				• •	. 0	
_	ze i	æu		1 1	•	
•		-		: I		
ь	nv i	954		1	_	n^v
	1	, , ,		Ö		
c	l d4 1	l der i	0	1 1	1 1	1
1	l 1	1	1	i 0	1 1	1
1c	d4 !	der	_		1 1	
			1		10	
d i	v	psw	0			·
_	enl	eu.irdi			_	end^ir[6]
•	4114		10			l end Arioi
					Ô	
1e	enl	eu, irdi			Ö	•
1		l :		1 1	1	
_ 1	1	!			1 1	l
9 1	cc i	psw			1 1	
10			- ,		1 1	
19	cc i	psw !			0	
•	•	•	•		1 1	i
		•	C-1			

	-continued	
_	ADDENDIX D	

	APPENDIX D
abbrev	meaning
ill	bit 11 in IRC register (IRC11); signifies whether or not to sign extend for indexed
	addressing
auz	arithmetic unit result equals zero (AU=0) ALU carry bit stored in program status word
С	(PSWC)
z	ALU result equals zero bit stored in program status word (PSWZ)
nzi	logical combination of n and z condition codes (PSWN, PSWZ); used in signed-division algorithm
n	ALU result negative bit stored in program status word (PSWN)
nz2	logical combination of n and z condition codes (PSWN, PSWZ); used in signed-division algorithm
mso	logical combination of bit 8 in IRD register (IRD8) and bit 0 in ALUE shift register (ALUE 0); used in multiply algorithm
m01	logical combination of auz (AU=0); bit 8 in IRD register (IRD8), and bits 1 and 0 in ALUE shift register (ALUE1, ALUE0); used in multiply algorithm
ze	local copy of ALU result equal to zero (LOCZ); local copy required apart from z bit in program status word for operations which must test ALU=0 without changing program status word, such as "Decrement Counter and Branch if Non-Zero" (DCNT) macroinstruction
nv	logical combination of n and v condition codes (PSWN, PSWV); used in "Check Register Against Bounds" (CHK) macroinstruction
d4	bit 4 of the decoder in the data section of the execution unit used for bit manipulation (DCR4); bit 4 specifies whether upper half or lower half of 32-bit register is required for bit manipulation
v	ALU result overflow bit stored in program status word (PSWV)

	-continued
	APPENDIX D
abbrev	meaning
enl	logical combination of bit 6 in IRD register (IRD6) and signal generated by the multiple register access encoder in execution unit which indicates that all registers specified have been accessed (END)
cc	4-bit field of macroninstruction stored in IRD register (IRDB-IRD8) which specifies conditions to be tested for "Branched Conditionally" (Bcc) and "Set According to Condition" (Scc) macroinstructions
irc	IRC register 52 in FIG. 4
eu psw	execution unit program status word register 86 in FIG. 4
ird	IRD register 56 in FIG. 4 bit manipulation decoder in data section of
der	execution unit

20			APPENDIX E	
	cc	abbrev	meaning	condition
	0	_	branch always, set always	
	1	_	never branch, reset always	
	2	HI	high	z . c
	3	LS	low or same	$\frac{z}{c} + c$
25	4	CC	carry clear	
	5	CS	carry set	<u>c</u>
	6	NE	not equal	Z
	7	EQ	equal	z v
	8	VČ	no overflow	
	9	VS	overflow	v n
30	Α	PL	plus	
	В	MI	minus	n
	C	GE	greater or equal	$\bar{\mathbf{u}} \cdot \mathbf{v} + \mathbf{n} \cdot \bar{\mathbf{v}}$
	D	LT	less	<u>n</u> .v+n. <u>v</u>
	E	GT	greater	$z \cdot n \cdot v + z \cdot n \cdot v$
	F	LE	less or equal	$z + n \cdot v + n \cdot v$
35		······		

APPENDIX F

Mnemonic	Description	Operand			10
ABCD	Add Decimal with Extend	8	MOVE	Move Status Register	16
ADD	Add Binary	8, 16, 32	Status	PMove User Stack Pointer	32
ADDA	Add Address	16, 32			16, 32
ADDI*	Add Immediate	8, 16, 32	MOVEM	Move Multiple Registers Move Peripheral	16, 32
ADDQ*:	Add Quick	8, 16, 32	MOVEP		32
ADDX	Add Extended	8, 16, 32	MOVEO.	Signed Multiply	16°16 → 32
AND	Logical AND	8, 16, 32	MULS MULU	Unsigned Multiply	16°16 - 32
ANDI*	Logical AND Immediate	8, 16, 32	NBCD	Negate Decimal with Extend	8
ASL, ASR	Arithmetic Shift	8, 16, 32	NEG	Negate Binary	8, 16, 32
B _{CC}	Conditional Branch	8, 16	NEGX	Negate Binary with Extend	8, 16, 32
BCHG	Test a Bit and Change	16, 32	NOP	No operation	
BCLR	Test a Bit and Clear	16, 32	NOT	Logical Complement	8, 16, 32
BRA	Unconditional Branch	8, 16	OR .	Inclusive OR	8, 16, 32
BSET	Test a Bit and Set	16, 32	ORI*	Inclusive OR Immediate	8, 16, 32
BSR	Subroutine Branch	8, 16	PEA	Push Effective Address	32
BTST	Test a Bit	16, 32	RESET	Reset External Devices	.
CHK	Check register against bounds	16		Rotate without Extend	8, 16, 32
CLR	Clear an operand	8, 16, 32	ROXL.		
OMP	Compare	8, 16, 32	ROXR	Rotate with Extend	8, 16, 32
CMPA	Compare Address	16, 32	RTE	Return from Exception	
CMPI*	Compare Immediate	8, 16, 32	RTR	Return and Restore	
- MPM	Compare Memory	8, 16, 32		Condition Codes	
DCNT	Decrement Counter and		RTS	Return from Subroutine	_
	Branch if Non-zero	32/16 → 32	SBCD	Subtract Decimal with Extend	8
DIVS	Signed Divide	$32/16 \rightarrow 32$ $32/16 \rightarrow 32$	Scc	Set Conditionally	8
DIVU	Unsigned Divide	8, 16, 32	STOP	Stop	_
EOR	Exclusive OR Exclusive OR Immediate	8, 16, 32	SUBA	Subtract Address	16, 32
EORI*		32	suai*	Subtract Immediate	8, 16, 32
i XG	Exchange Registers Sign Extend	B. 16 → 16, 32	SUBQ*	Subtract Quick	8, 16, 32
EXT JMP	Unconditional Jump	0, 10 10, 02	SUBX	Subtract Extended	8, 16, 32
JMP	Subroutine Jump		SWAP	Swap Register Halves	16 - 16
LEA	Load Effective Address	32	TAS	Test Operand, then Set	8
LINK	Link and Allocate		TRAP	Trap	
		0.40.00	TRAPV	Trap on Overflow	B. 16, 32
	Legical Shift	8, 16, 32	TST	Test Operand	8, 16, 32 8, 16, 32
MOVE	Move	8, 16, 32	TST	Test Operand Unlink	0, 10, 32
MOVE CO	Move Condition Code	16	UNLK	Unite	

APPENDIX G


Line Number = Bits [15:12]
0000 — Bit Manipulation/MOVEP/Immediate
0001 — Move Byte
0010 — Move Long
0011 — Move Word
0100 — Miscellaneous
0101 — ADDQ/SUBQ/Scc
0110 Bcc
0111 - MOVEQ/DCNT
1000 - OR/DIV/SBCD
1001 — SUB/SUBX
1010 — (Unassigned, reserved)
1011 — CMP/EOR
1100 - AND/MUL/ABCD/EXG
1101 — ADD/ADDX
1110 — Shift/Rotate
1111 — (Unassigned, reserved)


Dynamic Bit 10 0 9 7 6 5 4 3 2 1 0															
15	14	13	12	11	10	9	8		6	5	4	3	2		
0	0	0	0	L_F	egiste	er	1_		/pe	L	Ett	ective	Addr	ess_	
Static Bit															
0	0	0	0	1	0	0	0	<u> </u>	/be		Eff	ective	Addr	CSS_	
Bit Type Codes: TST = 00, CHG = 01, SET = 10, CLR = 11															
MOVE															
0	0	0	0	F	legiste	er	C	р-Мо	de	0	0	1	F	Regist	er
L			A												
OR In	nmedi	ate													
15	14	13	12	11	10	9	8	7	6	5	4	3_	2	1_	0
0	0	0	0	0	0	0_	0	$\lfloor \underline{s} \rfloor$	ize]	Eff	ective	Add	ress	
AND	Imme	diate													
Γο	0	0	0	0	0	1_1	0	S	ize]	Ef:	frictive	<u>A</u> gd	ess	
SUB	Immed	diate													
Γ.	0	0	0	0	1	0	0] [ize]	Ei	(ective	edd.	ess	
ADD	Imme	diat e	<u> </u>	- 											
[(i] 0]	0	To	10	1	<u> 1</u>	0		170	1	F t	<u>fective</u>	<u> </u>	'ess_	
EC# Immediate															
Ī (T 0	0	7 0	771	I 0	11	<u> 10</u>		ze	.i	[(<u>-ctiv</u> €	A.C.C	: 65 S	
CRP	CMP Immediage														
F 0	To	0	10	11	1	0] 0]s	ize	$I_{}$	[]	<u>fective</u>	Add	1658	
L															4


	59				00
MOVE Byte					
15 14 13 12 1	N 10	9 8	3 7 6	5 4 \$	2 1 0
0 0 0 1	1	Destinati	on ·	* Sour	rce
	R	egister	Mode	Mode	Register
MOVE Long	L	<u>.</u>		\$	
0 0 1 0		Destinati	on	Sour	rce
	p	_	Mode	1	Register
<u> </u>		eg.ster]	141030	1	
MOVE Word	·	Destinati		Soul	764
0 0 1 1 1	_	_		1	Register
		egister	Mode	Mode	negister
NEGX					
15 14 13 12	11 10			5 4 3	2 1 0
0 1 0 0	0 0	0 0) Size	Effective	Address
MOVE from SR					
0 1 0 0	0 0	0 () 1	Effective .	Address
CLR					
0 1 0 0	0 0	11 (Size	Effective	Address
NEG	·				
0 1 0 0	0 1	1010	Size	Effective	Address
NOVE to CC	<u> </u>			· · · · · · · · · · · · · · · · · · ·	
0 1 0 0	0 1	1010	1 1 1	Effective	Address
NOT	1 4 1 .		<u> </u>	1	
	To T 1	110) Size	Effective	Address
	T o T i	اسلبل	3 1 3/26	J	7.007.005
MOVE to SR	T = T =	1 2 1 7	0 1 1 1	Effective	Addross
0 1 0 0	0 1	1 (0 1 1	Enective	Address
NBCD		- 	- 1 - 1 -		1 deleter 2
0 1 0 0	1 0	0 0	0 0 0	Effective	Address
PEA				···	
0 1 0 0	1 0	0 0	0 0 1	Effective	Address
SWAP					
0 1 0 0	1 0	0	0 0 1	0 0 0	Register
MOVEM Registers to I	EA				
0 1 0 0	1 0	0 (0 1 Sz	Effective	Address
EXT					
0 1 0 0	1 1 0	0 (0 1 Sz	0 0 0	Register
TST	-L				
0 1 0 0	1 0	1110	0 Size	Effective	Address
	1.1.				
740					
TAS	1 1 0	1110	0 1 1	Effective	Address
0 1 0 0			<u> </u>	Litective	NOUI ESS
MOVEM EA to Registe		-1-2-1-	0 1 1 C-	T Filonolius	Address
0 1 0 0	1 1 1		0 1 Sz	Effective	Audress
TRAP					
0 1 0 0	1 1	1 1 1	0 0 1	0 0	Vector
LINK					
15 14 13 12	11 10	9	8 7 6	5 4 3	2 1 0
0 1 0 0	1 1	1	0 0 1	0 1 0	Register
UNLK					
0 1 0 0	1 1	1	0 0 1	0 1 1	Register
MOVE USP					
101100	1111	777	0 0 1	1 0 dr	Regist⊘r
c: (direction): 0 — to		from USF			
Carlestion, o a to	, ,				


	61	, ,	62
RESET		-1	
	1 1 1 1 0	0 1 1	1 0 0 0 0
NOP		-1	
0 1 0 0	1 1 1 0	0 1 1	1 0 0 0 1
	11 10 9 8	3 7 6 5	4 3 2 1 0
STOP			
0 1 0 0 RTE	1 1 1 0) 0 1 1	1 0 0 1 0
	1 1 1 1 1 0	0 0 1 1 1	1 0 0 1 1
RTS	<u> </u>	<u></u>	
	1 1 1 0	0 1 1	1 0 1 0 1
TRAPV			
0 1 0 0	1 1 1 0	0 1 1	1 0 1 1 0
חדם			
RTR 0 1 0 0	1 1 1 1	0 0 1 1	1 0 1 1 1
JSR	<u>', </u>	<u> </u>	
0 1 0 0	1 1 1 1	0 1 0	Effective Address
JMP			
0 1 0 0	1 1 1	0 1 1	Effective Address
MOVEP		والمستقل المستقل المست	
0 1 0 0	Data	Op-Mode 0	0 1 Addr
	Register		Register
СНК			
0 1 0 0	Register	1 1 0	Effective Address
LEA	سيوسوال مهرور والمستوان والمستوان		
0 1 0 0	Register	1 1 1	Effective Address
ADDQ			
15 14 13 12	11 10 9	8 7 6 5	4 3 2 1 0
0 1 0 1	Data	0 Size	Effective Address
SUBQ			
0 1 0 1	Data	1 Size	Effective Address
Scc			
0 1 0 1	Condition	1 1 1 1	Effective Address
Bcc			
15 14 13 12		8 7 6 5	4 3 2 1 0
0 1 1 0	Condition	8-bit	Displacement
MOVEQ		-	• •
		8 7 6 5	4 3 2 1
0 1 1 1		<u> 0 </u>	Data
DCNT (Displacement is			
	Register	1-0	spiacement
OR			
		8 7 6 5	4 3 2 1 0
1 0 0 0	Register	Op-Mode	Effective Address
DIVU			
1 0 0 0	Register	0 1 1	Effective Address
1 0 0 0 DIVS	negister 1	<u> </u>	FUSCUIVE MODIESS
	Register	1111	Effective Address
1 0 0 0	negionel		Lifective Notifess


Replister Register - register = 0, memory - memory = 1	SECD	1														
15	1	0	0	0	l			1	0	0	0	0	R-M			
SUBA	L	registe	er/me	mory): regis	ster - r	egist	er = 0	, men	nory -	mem	ory =	1			
SUBA	SUB															
1		\														
SUBX	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	R	egister	r	0	p-Mo	de		Eff	ective .	Addre	ess	
Register Register	SUBX	(
R/M (register/memory): register - register = 0, memory - memory = 1	1	0	0	1		Dest'n		1	Si	ze	0	0	R/M			
CMPA 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 1 1 Register Op-Mode Effective Address EOR 1 0 1 1 Register 1 Size Effective Address CMPM 1 0 1 1 Register 1 Size O 0 1 Register 1 0 1 1 Register T Size O 0 1 Register AND 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 0 0 Register Op-Mode Effective Address MULU 1 1 0 0 Register Op-Mode Effective Address MULU 1 1 0 0 Register O 1 1 T Effective Address MULU 1 1 0 0 Register I 1 T Effective Address MULU 1 1 0 0 Register I 1 T Effective Address MULU 1 1 0 0 Register I 1 T T Effective Address MULS 1 1 0 0 Dest'n T 0 0 Register Register RYM (register/memory): register - register = 0, memory - memory = 1 EXGD 1 1 0 0 Data T 0 1 0 0 Data Register EXGA 1 1 0 0 Address Register ADD ADDA 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ADDA 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ADDA 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ADDA 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ADDA 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ADDA 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ADDA 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ADDA 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ADDA 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ADDX 11 1 0 1 Dest'n 1 Size 0 0 R/M Source								<u> </u>	Ĺ					R	egister	
CMPA		regist	er/me	mory	r): regi	ster - i	regist	ler = (), mei	mory ·	- men	nory =	1			
15																
1	CMP/	4								_	_					_
The color of the											5					-
The image		0	1	1	R	egiste	r 	_0	р-Мо	de	L	Eff	ective	Addre	25 S	
CMPM			,					T			·					
1	1	0	1	1_1_	R	legiste	<u> </u>	11	S	ze	<u> </u>	Eff	ective	Addr	:S S	
AND 15		М		, ,					r			· · · · · ·				
15		0_	1	_1_	P	legiste	r	<u> </u>	S	ze	0	0	_1	R	egiste	<u>r</u>
1							_	_	_	_	_		_	_		_
MULU 1 1 0 0 Register 0 1 1 Effective Address MULS 1 1 0 0 Register 1 1 1 1 Effective Address ABCD 1 1 0 0 0 RM Source Register RAJM (register/memory): register - register = 0, memory - memory - memory = 1 EXGD EXGD Data 1 0 1 0 0 Data Register EXGM 1 1 0 0 0 Data Register Register Register EXGA Register Register Address Register Register Register EXGA Address Register Address Register Address Register Address Register Address Address Register Address Add								_			. 5					-
1		L	0	0	<u> </u>	legiste	<u>r</u> _	0	р-Мо	de	L	E11	ective	Addr	es s	
MULS 1								,	,		y			4 4 7		
1	استسا		0	0	L	legiste	<u> </u>	10	1		l	E.13	ective	Addr	ess	
ABCD 1					····											
1		I	L_0_	0	L	Registe	<u></u>	1_!	1	<u> </u>	L	E1:	ective	Abori	es s	
Register Register Register	-			<u></u> -	1	<u> </u>		.			- ~		D/44	r	20000	
R/M (register/memory): register - register = 0, memory - memory = 1 EXGD 1 1 0 0 Data	,	1	0	U	1		_	'	U	١	١ ۲	U	H/M			
EXGD 1		<u></u>	<u> </u>	L				1	l		L	1	- 1		egiste	<u>'</u>
1		_	ter/me	emory	y): reg	ster -	regis	ter - i	u, me	пот у	- men	nory -	- ,			
Register Register EXGM			1 4		1	Doto		1 -	1 0	T 1	1 0	1 0	0		Data	
EXGM 1	'	i '	0	U	, ا		_	1 '	'	,	ľ	"		_		.]
1 1 0 0 Data Register 1 0 1 0 0 1 Address Register 1 1 0 0 Address Register 1 1 0 0 0 1 Address Register ADDA 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Effective Address ADDX 1 1 0 1 Size 0 0 R/M Source	L_	<u> </u>	L	L		registe	·	I	L	L	J	i	نـــــــن		egiste	ــــــا
Register Register			1 4	1 0	1	Data		1 1	1 6	1	l n	1 6	1	Δ	ddress	
EXGA 1	1	'	١٣	١٠				1		'	ľ	١	' '			
ADD ADDA 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 0 1 Register Op-Mode Effective Address ADDX 1 1 0 1 Dest'n 1 Size 0 0 R/M Source		<u> </u>	l	<u> </u>		registe	<u> </u>	ــــــــــــــــــــــــــــــــــــــ	l	L	L	l	L	L'	ic grate	
ADD ADDA 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 0 1 Register Op-Mode Effective Address ADDX 1 1 0 1 Dest'n 1 Size 0 0 R/M Source	EVO.		Ι Δ	1 0	1 7	ddres	•	7 1	1 1	<u> </u>	1 0	1 0	1 1	A	ddres	s
ADD ADDA 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 0 1 Register Op-Mode Effective Address ADDX 1 1 0 1 Dest'n 1 Size 0 0 R/M Source	1 '	' '	"	ľ				'	Ι΄,	ľ	`	ľ	,			_
ADDA 15	L	<u> </u>	J	L	1	registe		J	<u> </u>	L	L	l	L	L		
ADDA 15	* D.D.					•										•
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 0 1 Register Op-Mode Effective Address ADDX 1 1 0 1 Dest'n 1 Size 0 0 R/M Source																
1 1 0 1 Register Op-Mode Effective Address ADDX 1 1 0 1 Dest'n 1 Size 0 0 R/M Source			12	10	11	10	a	я	7	6	5	A	3	2	1	0
ADDX 1 1 0 1 Dest'n 1 Size 0 0 R/M Source			·								T					~~
1 1 0 1 Dest'n 1 Size 0 0 R/M Source	L			<u>'</u>	L′	10 31310		1			1					
	1		1 0	1 1	1	Dest'n		1 1	S	ize	ο	0	FI/M		Source	<u> </u>
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	'	'	ľ	'	,			1			•	_		1		
B/M (register/memory): register - register = 0, memory - memory = 1	L	J	100/00	1	I			1	1	morv		non.	 = 1	<u> </u>	3,0,0	











ပ

I


SHEET A

3

5

W

L.



SHEET A

0

ш


ET A

σ

ш


7	au ->> au	led six15 sixed	S
SHEET A 6	au -> • -> au edb> dbin, irc (ril)> ••> au reset pren	124 airl2 aire2	>


¥




LEET A














œ















































	,
n p 1	10014
	-
->	roal4
44	-
(- 13) (- 13) (- 13) (- 13) (- 13)	300
	(ir) -> ab -> ruh np (ir) -> ird (ir) -> ird (ir) -> ird (ir) -> db -> au (ir)
~

9


HEET B


O


Œ


n

_










ပ


I


SHEET C


ш

L.












m


SHEET C








K





























Ç







G

L.

58


I

0 - 0 - 0 - 1 - 0 - 0

w


SHEET D


3





F

G









@ ^


SHEET

0


SHEET D


9


I



4,325,121











0

Ρ










В





D .


ш


I


ပ














SHEET E

9

205

I

J


	trap
(rsa)> db> aob.au	46
-1> alu +1,+2> au	in
	spdy
3cb Ptri	Cmmy3
au> db> asb.au.pc (dbin)> db> ftu (dbin)> dbin.irc +2> au (dbin)> dbin.irc +2> au (dbin)> trop	
t t	- Ealu3
1 139 1 rtr2	


م

0

z

0





SHEET E 3

alv --> ** --> ** u

(at) --> ** --> ** u

(at) --> ** --> ** u

(at) --> ** --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> ** u

(at) --> u

(at) --> u

(at) --> u

(at) --> u


(at) --> u


(at) --> u

(

0


•








0

P













В














Ε














J





z




Σ

z

0

۵.



5

10

SHEET F

M

1712 15 464 N 4 20 21 sush3 9 09 06 mmrw3

0

30

25

35

P

We claim:

- 1. A data processor adapted for microprogrammed operation and including an execution unit for executing sequentially a plurality of macroinstructions provided to the data processor from a macroinstruction memory, the data processor having a control unit for controlling the operation of the execution unit, the control unit comprising:
 - a. a first control store having an input for receiving a selected address during a first interval, and an output for providing first address information;
 - b. a second control store having an input for receiving the selected address, and an output for providing execution unit control information during the first interval:
 - c. means for storing a macroinstruction provided by 55 the macroinstruction memory,
 - d. decoding means coupled to the means for storing a macroinstruction and responsive to a field of the macroinstruction for providing as an output a plurality of addresses,
 - e. address selection means coupled to the decoding means for receiving the plurality of addresses, and responsive to the address information from the output of the first control store for providing the selected address from one of said plurality of addresses for presentation to the first and second control stores during a subsequent interval
 - f. whereby the execution unit control information is sequenced by the first control store and provided to the execution unit by the second control store.

- 2. A data processor as recited in claim 1 wherein: the first and second control means are read-only-memories each having a plurality of addressable words.
- 3. A data processor as recited in claim 2 wherein: the selected address corresponds to an address within the first control means, the addressed word within the first control means being provided at the output port of the first control means.
- 4. A data processor as recited in claim 3 wherein: at least one of the addressable words contained by the second control means is addressed by both a first and a second selected address, the first and second input words addressing different addressable words within the first control means.
- 5. A data processor adapted for microprogrammed operation and including an execution unit for executing a plurality of macroinstructions, the data processor comprising:
 - a. first means for receiving a macroinstruction;
 - b. control means including first and second control stores, the control means including an input port for receiving a control store address and first and second output ports, the first control store being coupled by a selection means to the first output port for providing sequencing information in response to the control store address, the second control store being coupled to the second output port for providing control information to the execution unit:
 - c. the selection means coupled to the first means and coupled to the first output port of the control

means, the selection means being responsive to the received macroinstruction and to the sequencing information provided by the first control store for supplying the control store address to the input port of the control means,

d. whereby an address field of the macroinstruction is decoded to provide a sequence of execution unit

control signals during a macroinstruction cycle, the sequence being determined by the first output part and the control information to the executor unit being provided by the second output port.

* * * * *

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 4,325,121

DATED : April 13, 1982

INVENTOR(S): Thomas G. Gunter et al

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 246, claim 4, line 51, change "input" to --selected--; Column 246, claim 4, line 52, change "words" (first occurrence) to --addresses--; Column 248, claim 5, line 3, change "part" to --port--; and Column 248, claim 5, line 3, change "executor" to --execution--.

Bigned and Bealed this

Sixth Day of March 1984

[SEAL]

Attest:

GERALD J. MOSSINGHOFF

Attesting Officer

Commissioner of Patents and Trademarks