

[54] **TWO-LEVEL CONTROL STORE FOR MICROPROGRAMMED DATA PROCESSOR**

[75] Inventors: **Thomas G. Gunter; Harry L. Tredennick**, both of Austin, Tex.

[73] Assignee: **Motorola, Inc.**, Schaumburg, Ill.

[21] Appl. No.: **41,135**

[22] Filed: **May 21, 1979**

Related U.S. Application Data

[63] Continuation-in-part of Ser. No. 961,796, Nov. 17, 1978.

[51] Int. Cl.³ **G06F 9/22**

[52] U.S. Cl. **364/200**

[58] Field of Search ... 364/200 MS File, 900 MS File

[56] **References Cited**

U.S. PATENT DOCUMENTS

3,886,523	5/1975	Ferguson et al.	364/200
4,008,462	2/1977	Kanda	364/200
4,155,120	5/1979	Keefer et al.	364/200
4,156,278	5/1979	Wilhite	364/200
4,156,279	5/1979	Wilhite	364/200
4,168,523	9/1979	Chari et al.	364/200

Primary Examiner—Raulfe B. Zache


Attorney, Agent, or Firm—Anthony J. Sarli, Jr.; Jeffrey Van Myers; Robert L. King




[57]






ABSTRACT

A data processor having an execution unit and which includes a control means having a first and a second control store. The control means has an input for receiving a control store address. In response to the received control store address, the first control store provides sequencing information at a first output for selecting the next control store address. Also, in response to the received control store address, the second control store supplies control information at a second output for controlling the execution unit. The data processor also includes means for receiving a macroinstruction and selection means responsive to the macroinstruction and to the sequencing information for generating the control store address. In a preferred embodiment, the control store address is received by both the input of the first control store and the input of the second control store. Each control word in the first control store has a unique control store address. However, a control word, in the second control store may be selected by many different control store addresses.

5 Claims, 59 Drawing Figures










FIG. 4




FIG. 5




FIG. 9




FIG. 12

A ₉ A ₈		A ₅ A ₄		A ₃ A ₂		A ₁ A ₀	
00		00		01		10	
01		01		10		11	
00		M1	dvumb M1	M1	zzz1d	M1	bser1
01			halt1				
10		I1		B1	trpv3	B1	mmiw2
11							
00		I1		I1		I1	
01		rtr4	sftm2		mpiw4		srr15
10							
11		rcal3 B1	mpow2	I1	mpow3	I1	dvs16
00		bbci2					
01							
10		M12	mmw1	M12	mmr11	M12	stop1
11							
00		MB	stmr5	MB	mrgrw1	M12	leaa1
01							
10		I1	asx17	I1	asx18	I1	asxw5
11							
00		B1	stmr4	B1	trpv2	B1	dvs16 B1
01							dvs1d
10							
11							

00		I1	adsw1	I1	adsl3	I1	aixw0	I1	ldmx1		asbb5	I1
01												
10		I1	mmw2		mmw2		mmw3				ldmx3	B1
11												
00		I1	sti2		sti3		sti4				stmd3	I1
01												
10		B1	leaa2		rset5		mrql2				smal3	I1
11												
00		M1	mmdl1		mmml1		mmil1				rset1	MI
01												
10		M2	rcal3		stmr6		mrql1				lusp1	MI
11												
00		I1	bbcwl		bcsml		bcsml				cmmwx	I1
01												
10		I1	dvuma		rset3		paaw1				ldmx4	B1
11												

FIG. 10A

		10		11				10		11	
00	01	10	11	00	01	10	11	00	01	10	11
push6	I1	rbrb3	I1	rca12	I1	rlql1	I1	rml2	I1	rmm12	I1
mpil3	I1	mulm6	B1	mpilt	I1	popm6 B1 push3		mpiw3	I1	dvom3	B1
										mpal2	I1
											mpal3
stmr2	I1	stmw2	I1	stmx1	I1	strw2	I1	swap1	I1	swap2	I1
										tasm1	I1
mrqm1	I1	mulm3	B1	btsr3	B1	mstw1	I1	dvsq7	B1	dvsq5	B1
										mulm1	I1
											mulr1
tasr2	I1	trap2	I1	trap4	I1	tsml2	II	tsrl2	I1	unlk3	II
										unlk4	II
dvumf	B1	mulm5	B1	bcsr3	B1	push5	B1	nbcml	I1	dvum3 B1 dvsq4	I1
										nnrl2	I1
										paal2	I1
cpdl2	I1	cpml2	I1	cprl2	I1	cprm2	I1	dcnt2	I1	jmpa1	I1
										jsal2	I1
dvumd	B1	mulm4	B1	bcsr4	B1	push4	B1	dvs1q	B1	trac1DB1 dvur2	I1
										pdcl1	I1
											pdcl2

					</						

FIG. 10A
CONTINUED

01	00	01	10	11
00	MI3 asxw2	MI4 roaw1	MI3 asxw3	MI3 ldmr2
01	MI3 dvumbMB3 chkr3	MI4 mmxw1	MI3 nnrw1	MI3 trap3
00 10	MI4 aixw2	MI4 bsri2	MI4 aixw1	MI4 exge1
11	MI3 aixw2 M3 zzz14	MI3 malw3MI3 popm1	MI2 rmdw2	MI4 zzz1b
00				
01	MI3 chkr4	MI4 dvur3	MI3 nnml2	MI3 tasr1
01 10				
11	MI3 exge1 I1 susp1	MI4 bsri1	MI3 bsrw1	MI3 pinw2
00				
01				
10				
11				
00	MI5 trac1	MI7 rorw1	MI6 adsw1	MI6 romw1
01	MI6 trap1	MI8 cprw1	MI7 mpiw1	MI7 cpmw1
11 10	MI8 aixw4	MI8 malw3	MI8 ablw1	MI8 aixw8
11	MI8 zzz15	MI8 stmd1	MI7 jsal1	MI8 jsrx8

00	01	10	11
MI asxl3	MI roall	MI asxl4	MI unlk1
M rset4	MI mmxl1	MI nnrl1	MI bser3
MI aixl2	MI bsrw2	MI aixl1	MI btsr1
MI leax2	MI ldmr1	MI rmdl3	MI zzz1c
I1 peax5	I1 mawl3	I1 stmx2	I1 ldmd3
I1 btsr2	I1 chkm1	I1 chkr1	I1 chkr2
M itlx1	MI rorl1	MI adsl1	MI romm1
M stiw1	MI cprl1	MI mpil1	MI cpml1
MI asxl5	MI small	MI abl1	MI aixl8
MI leax3	MI ldmx8	MI jmal1	MI jmpx8

FIG. 10B

	10		01		10		01		11		10		01		11	
	00	01	MI	reaw1	MI	asbb3	MI	asbb3	MI	popm2	MI	popm2	MI	asbb3	MI	popm2
			M	itlx6	MI	rmxw1	MI	nbcrl	MI	bser5	MI	bser5	MI	rmxw1	MI	bser5
			MB	rmxw2	MI	paaw2	MI	leax1	MI	bclrl	MI	bclrl	MI	rmxw2	MI	bclrl
			MB	peax2	MI	rtr2	MI	zzzβ6	MI	zzzβ7	MI	zzzβ7	MI	peax2	MI	rtr2
			MI2	mpiw2	MI2	dcnt1	MI2	alxw1	MI2	ldmx2	MI2	nnmw1	MI2	mpiw2	MI2	dcnt1
			MI2	dvum1	MI2	adrl1	MI2	dvur1	MI2	sccb1	MI2	sccb1	MI2	dvum1	MI2	adrl1
			M	strw1	MI	rocm1	MI	mpow1	MI	roml1	MI	roml1	MI	strw1	MI	rocm1
				zzzβc	MI	cprml	MI	zzzβd	MI	zzzβe	MI	zzzβe	MI	zzzβc	MI	cprml
			MB	rmxw3	MI	lmal1	MI	ralw1	MI	rmxwβ	MI	rmxwβ	MI	rmxw3	MI	lmal1
			MB	peax3	MI	lmaw1	MI	paal1	MI	leaxβ	MI	leaxβ	MI	peax3	MI	lmaw1

FIG. 10B
CONTINUED

	00	01	10	11		00	01	10	11
00									
01	MB2	jsrx2	MB2	MI2	MI2	MI2	MB	MI	MI
00 10	mmxw2		asxw4	b				asbb4	dcnt5
11	ablw1	MI2	MI2	MI2	MI2	MI	MI	MI	MI
00	small2	abll3	rmmw1	ablw2		rts2	adsl2	rmm11	abll2
01	MI2	MI2	MI2	MB			MI	MI	M2
01 10	cmmw2	cpdw1	ldmr5	sccb3		cmm12	cpdl1	popm5	smaw3
11	MI2	MI2	M	MI2		lmal3	abw11	MB2	MI
00	efw1	abw1	dvs2g	adsw2				dvs17	ldmx5
01	I1	jsrd2	I1	I1	I1	I1	I1	I1	B1
10 10	jsra1		laaw1	ldmx6		lead2	pead2	link1	roaw2
11	I1	bcsr3	B1	I1	dvsg3	I1	I1	I1	I1
00	dvs6	bclr3	link4	dvs1f		dvs15	mall1	mall2	mall3
01	MB2	MB2	MI2	MB2					MB
11 10	mmxw3	jsrx3	rmmw1	sccb2		mmx13	jmpx3	rmiw1	sccr2
11	MI2	MB2	M2	MB		rml11	bclr5	dvs1a	M2
	rml11	bclr4	dvs63	dvs1e					dvs1b

FIG. 10C

		10		11		10		11		10		11			
00	01	10	11	00	01	10	11	00	01	10	11	00	01	10	11
jmal2	I1	dvum9 I1	dvum8 I1	dvum5 B1	dvum4 B1	dvum3 B1	dvum2 B1	dvum5 B1	dvum4 B1	dvum3 B1	dvum2 B1	dvum5 B1	dvum4 B1	dvum3 B1	dvum2 B1
rrgl2	I1	rrgm1 I1	rrgw2 I1	rstp2	I1	rstp5	rstw1	rstp2	I1	rstp5	rstw1	rstp2	I1	rstp5	rstw1
dvum9	B1	dvum9 B1	dvum8 B1	dvum13	B1	dvum14	dvum15	dvum13	B1	dvum14	dvum15	dvum13	B1	dvum14	dvum15
srrl4	B1	jsaw1 I1	jsaw2 I1	nbcrr3	B1	peaa1	pead1	nbcrr3	B1	peaa1	pead1	nbcrr3	B1	peaa1	pead1
dvum6	MB2	e#11	dvum5	dvum6	MB	lmal2	dvum9	dvum6	MB	lmal2	dvum9	dvum6	MB	lmal2	dvum9
rstp3	MI2	rall3	ralw2	rstp4	MI	rmdl2	rall2	rstp4	MI	rmdl2	rall2	rstp4	MI	rmdl2	rall2
dvum6	MB2	dvumb	mmrw2MB2	dvum6	MB	dvum8	dvumz	dvum6	MB	dvum8	dvumz	dvum6	MB	dvum8	dvumz
srrl3	MB	jsrx1	ldmd4	srrw3	MB2	jmpx1	trap6	srrw3	MB2	jmpx1	trap6	srrw3	MB2	jmpx1	trap6

FIG. 10C
CONTINUED

11	00				01				10				11			
	00	01	10	11	00	01	10	11	00	01	10	11	00	01	10	11
00	MI2 asxl2	MI2 stiw1	MI2 srrw1	MI2 srrw2	MI asxl5	MI still1	MI srrl1	MI srrl2	01	01	10	11	00	01	10	11
00 10	MI2 bclm1	MI2 jsrd3	MI2 cmmw1	MI2 tcaw2	MI tppv1	MI link2	MI cmm11	MB dcnt3	01	01	10	11	00	01	10	11
01 10	I1 cmm13	I1 cmm15	I1 cmm16	I1 cmm17	I1 itlx2	I1 itlx3	I1 itlx5	I1 itlx7	01	01	10	11	00	01	10	11
01 11	I1 exge2	I1 pdcw2	I1 extr1	I1 extr2	I1 pead3	I1 leax4	I1 peax4	I1 adrw2	01	01	10	11	00	01	10	11
10 10	MI2 lead1	MI2 maqw1	MI2 bcsr2	MI2 maww1	MI ldmd2	MI magl1	MI bclr2	MI mawl1	10	10	11	11	00	01	10	11
11	MI2 trac2	MI2 stmr1	MI2 raww1	MI2 rmdw1	MI bser2	MI push1	MI rawl1	MI rmdl1	11	11	11	11	00	01	10	11
00	MI4 pdcw1	MI4 rrgw1	MI3 asbb6	MI4 cmmw3	MI asxw1	MI tsrw1	MI rbrb2	MI cmm14	00	00	01	10	00	01	10	11
11 10	M4 O#11	M4 smaw2	MI3 tsmw1	M4 ror12	M laal1	M rtr3	MI tsml1	MB dcnt4	11	11	11	11	00	01	10	11

FIG.10D

		10		11		10		11		10		11	
00	I1	01	I1	01	I1	01	I1	01	I1	01	I1	01	I1
tmrl3	I1	roal2	I1	roal3	I1	roal4	I1	toml2	I1	toml3	I1	rorl3	I1
													rozm3
mmfw2D81													
mmaw2		bcsr5	I1	bser4	I1	bser6	I1	popm6	BI	bsrt3	I1	bsrw3	I1
													btsm1
adrl2	I1	morl2	I1	stnw1	I1	btsi1	I1	zzz17		zzz18		zzz19	
													zzz1a
bclm2	I1	maw12	I1	lmaw2	I1	ablw3	I1	zzz1e		zzz1f		zzz2g	
													zzz21
mmrw1	MI2	mmxw β	MI2	morw1	MI2	maww2	MI2	mmiw1	MI	mmxl β	MI	morl1	MI
													morw2
ldmr4	MB2	jsaw β	MI2	O#w1	MI2	jsrd1	MI2	popm4	MB	jmw1	MI	laal2	M
													jmpd1
asxl1	MI	rrgl1	MI	nbcrl2	MI	rtr1	MI	asbb1	MI	tsrl1	MI	zzz22	
													rts1
ldmr3	MB	stmd2	MI	sftm1	MI	rozm2	M	popm3	MB	zzz23		zzz24	
													mulm2
													M

FIG. IOD
CONTINUED

00	0000	00		00	01	10	11
00 0000 01	adw1	adsl3	aixw0 d	asbb5			
00 0000 10	push6	rbrb3	rcal2	rlql1			
00 0000 11	rmil2	rmil3	rmml2	rmrl2			
00 0100 00	rtr4	sftm2	mpiw4	srr15			
00 0100 01	stiw2	stiw3	stiw4	stmd3			
00 0100 10	stmr2	stmw2	stmx1	strw2			
00 0100 11	swap1	swap2	tasm1	tasm2			
00 1000 0x	mmdw1	mmmw1	mmrl1	stop1			
00 1000 10	tasr2	trap2	trap4	tsml2			
00 1000 11	tsrl2	unlk3	unlk4	link3			
00 1100 00	asxl6	asxl7	asxl8	asxw5			
00 1100 01	bbcw1	bcsml	bcsml2	cmnw4			
00 1100 10	cpdl2	cpml2	cprl2	cprm2			
00 1100 11	dcnt2	jmpa1	jsal2	malw1			
01 0000 xx	asxw2	roaw1	asxw3	ldmr2			

FIG. IIA

	00	01	10	11
00 0010 00	malw2	mmrw2 b	trpv3 b	mmiw2
00 0010 01	mmml2	mmmw2	mmrw3	ldmx3 b
00 0010 10	mpil3	mulm6 b	mpil4	popm6 db
00 0010 11	mpiw3	dvum3 b	mpol2	mpol3
00 0110 00	rcal3 db	mpow2	mpow3	dvs16 b
00 0110 01	leaa2 b	rset5 b	mrgl2	smal3
00 0110 10	mrgm1	mulm3 b	btsr3 b	mstw1
00 0110 11	dvs07 b	dvs05 b	mulm1	mulr1
00 1010 0x	rcal3 b	stmr6 b	mrgw1	leaa1
00 1010 10	dvumf b	mulm5 b	bcsr3 b	push5 b
00 1010 11	nbcml	dvum3 db	nnrl2	paal2
00 1110 00	bbci3 b	stmr4 b	trpv2 b	dvs16 db
00 1110 01	dvuma	rset3 b	paaw1	ldmx4 b
00 1110 10	dvumd b	mulm4 b	bcsr4 b	push4 b
00 1110 11	dvs10 b	trac1 db	pdcl1	pdcl2
01 0000 xx	aixw2 b	bsri2	aixw1	exge1

FIG. IIB

	00	01	10	11
01 0001 xx	dvumb db	mmxw1	nnrw1	trap3
01 0101 00	chkr4 b	dvur3	nnml2	tasr1
01 0101 01	peax5	maw13	stmx2	ldmd3
01 0101 1x	mpiw2	dcnt1	aixw1 d	nnmw1
01 110x xx	trac1 b	rorw1	adsw1	romw1
10 0001 0x	mmxw2 b	jsrx2 b	asxw4	b
10 0001 10	jma12	dvume d	dvs11	pin13
10 0001 11	dvum5 db	dvumb db	dvum2	pinw1
10 0101 0x	cmmw2	cpdw1	ldmr5	smaw3 b
10 0101 10	dvum9 b	dvum9 db	dvs1c b	dvum7 db
10 0101 11	dvs13 b	dvs14	dvum0	push2
10 1001 00	jsra1	jsrd2	laaw1	ldmx6
10 1001 01	lead2	pead2	link1	roaw2 b
10 1001 1x	dvume b	e#11	dvum5 b	itlx4
10 1101 0x	mmxw3 b	jsrx3 b	rmrw1	sccb2 b
10 1101 1x	dvum6 b	dvumb b	mmrw2 db	dvum7 b

FIG. II C

	00	01	10	11
01 0011 xx	aixw2 db	malw3 d	rmdw2	zzz1b
01 0111 00	exge1 d	bsri1	bsrw1	pinw2
01 0111 01	btsr2	chkm1	chkr1	chkr2
01 0111 1x	dvum1	adrl1	dvur1	sccb1
01 111x xx	aixw4 b	malw3	ablw1	aixw0
10 0011 0x	ablw1 d	abl13	rmmw1	ablw2
10 0011 10	rrgl2	rrgm1	rrgw2	rset2
10 0011 11	rstp2	rstp5	rstw1	rts3
10 0111 0x	e#w1	abww1	dvs17 b	adsw2
10 0111 10	srr14 b	jsaw1	jsaw2	jsaw3
10 0011 11	nbc3 b	peaa1	pead1	pin12
10 1011 00	dvs06	bcsr3 db	link4	dvs03 db
10 1011 01	dvs15	mall1	mall2	mall3
10 1010 1x	rstp3	rall3	ralw2	raqw1
10 1111 0x	rmrl1	bclr4 b	dvs03	dvs1b b
10 1111 1x	srrw3 b	jsrx1	ldmd4	mmrl2

FIG. IID

	00	01	10	11
11 0000 0x	asx12	sriw1	srrw1	srrw2
11 0000 10	rmr13	roal2	roal3	roal4
11 0000 11	rom12	rom13	ror13	rorm3
11 0100 00	cmm13	cmm15	cmm16	cmm17
11 0100 01	itlx2	itlx3	itlx5	itlx7
11 0100 10	adr12	mor12	stmw1	btsi1
11 0100 11	zzz17	zzz18	zzz19	zzz1a
11 1000 0x	lead1	maqw1	bcsr2	maww1
11 1000 1x	mmrw1	mmxw0	morw1	maww2
11 1100 xx	pdcw1	rrgw1	asbb6	cmmw3

FIG. IIE

	00	01	10	11
11 0010 0x	bclm1	jsrd3	cmmw1	rcaw2 b
11 0010 10	mmrw2 db	bcsr5	bser4	bser6
11 0010 11	popm6 b	bsri3	bsrw3	btsm1
11 0110 00	exge2	pdcw2	extr1	extr2
11 0110 01	pead3	leax4	peax4	adrw2
11 0110 10	bclm2	maw12	lmaw2	ablw3
11 0110 11	zzz1e	zzz1f	zzz20	zzz21
11 1010 0x	trac2	stmr1	raww1	rmdw1
11 1010 1x	ldmr4 b	jsaw0	o#w1	jsrd1
11 1110 xx	o#11 b	smaw2	tsmw1	ror12 b

FIG. IIF

IMMEDIATE LINE: 0000 BTST, BCHG, BSET, BCLR, ORI, ANDI, SUBI, ADDI, EORI, CMPI
(RYA)

RYD	RYA	(RYA)	-(RYA)	(RYA) +d ₁₆	(RYA) +d ₈	ABSW	ABSL	(PC) +d ₁₆	(PC) +d ₈	#	UNUSED	IR[11:6]
A1 O#W1	TRAP1	O#W1	O#W1	O#W1	O#W1	O#W1	O#W1	TRAP1	TRAP1	O#W1	TRAP1	X01000
A2 ROAW1		ADRW1	PDCW1	ADSW1	ADSW1	ABSW1	ABSW1			STIW1		00X000 BYTE
A3		MORW1	MORW1	MORW1	MORW1	MORW1	MORW1					ANDI, EORI, ORI
A1 O#W1	TRAP1	O#W1	O#W1	O#W1	O#W1	O#W1	O#W1	TRAP1	TRAP1	O#W1	TRAP1	X01001
A2 ROAW1		ADRW1	PDCW1	APSW1	APSW1	ABSW1	ABSW1			STIW1		00X001 WORD
A3		MORL1	MORL1	MORL1	MORL1	MORL1	MORL1					ANDI, EORI, ORI
A1 O#L1	TRAP1	O#L1	O#L1	O#L1	O#L1	O#L1	O#L1	TRAP1	TRAP1	TRAP1	TRAP1	X01010
A2 ROAL1		ADRL1	PDC11	ADSL1	ADSL1	REBL1	ABLL1					00X010 LONG
A3		MORL1	MORL1	MORL1	MORL1	MORL1	MORL1					ANDI, EORI, ORI
A1 TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	XX1011
A2												0XX011
A3												X1X011
A1 O#W1	TRAP1	O#W1	O#W1	O#W1	O#W1	O#W1	O#W1	TRAP1	TRAP1	TRAP1	TRAP1	1110XX
A2 ROAW1		ADRW1	PDCW1	ADSW1	ADSW1	ABSW1	ABSW1					01X000 BYTE
A3		MORW1	MORW1	MORW1	MORW1	MORW1	MORW1					ADDI, SUBI
A1 O#W1	TRAP1	O#W1	O#W1	O#W1	O#W1	O#W1	O#W1	TRAP1	TRAP1	TRAP1	TRAP1	01X001 WORD
A2 ROAW1		ADRW1	PDCW1	ADSW1	ADSW1	ABSW1	ABSW1					ADDI, SUBI
A3		MORW1	MORW1	MORW1	MORW1	MORW1	MORW1					
A1 O#L1	TRAP1	O#L1	O#L1	O#L1	O#L1	O#L1	O#L1	TRAP1	TRAP1	TRAP1	TRAP1	01X010 LONG
A2 ROAL1		ADRL1	PDC11	ADSL1	ADSL1	ABSW1	ABLL1					ADDI, SUBI
A3		MORL1	MORL1	MORL1	MORL1	MORL1	MORL1					
A1												
A2												
A3												

IR[5:0] 000XXX 001XXX 010XXX 011XXX 100XXX 101XXX 110XXX 111000 111001 111010 111011 111100 111101 11111X

IMMEDIATE LINE 0000 ANDI, EORI, ORI, ADDI, SUBI

FIG. 21A





FIG.13






FIG.15

ALU FUNCTION AND CONDITION CODE TABLE

1	2	3	4	5	INSTRUCTION(S)
1 AND KNZ00	SUB KNZ00	SUBX	SLAAx	EXT	DIVS, DIVU
2 AND KNZ00 1 KNZKK	ADD CNZVC	ADDX CNZVC	ASR ANZ0A	EXT	ADD, ADDI, ADDQ, DCNT, ASR, LDQ, MOVE
3 AND KNZ00 1 KNZKK	ADDX CDDDD	ADD C*DZDC*	ASL ANZV'A	EXT	ABCD, ASL
4 AND KNZ00 1 KNZKK	AND KNZ00	AND KNZ00	LSL ANZ0A	EXT	AND, ANDI, CLR, LSL
5 AND KNZ00 1 KNZKK	SUB CNZVC	SUBX CNZVC	LSR ANZ0A	EXT	SUB, SUBI, NEG, SUBQ, LSR, MOVB
6 AND KNZ00	SUB KNZVC	SUBX KNZVC		EXT	CMP, CMPM, CMPI, CHK
7 AND KNZ00	SUB KNZVC	ADD KNZVC	ROXR KNZ0A	EXT	MULS, MULU
8 AND KNZ00 1 KNZKK	EXT KNZ00	ADD KNZVC	ROXR ANZ0A	EXT	ROXR, EXT
9 AND KNZ00 1 KNZKK	SUBX CNZVC	ADD 1 C*DZDC*	RDL KNZ0A	EXT	ROL, SBCD, NBCD, SWAP
10 AND KNZ00 1 KNZKK	SUBX CNZVC	SUBX CNZVC	RDR KNZ0A	EXT	ROR, SUBX, NEG, X
11 AND KNZ00 1 KNZKK	SUB0 KNZVC	SUB0 KNZVC	ROXL ANZ0A	EXT	NOT, ROXL
12 AND	ADDX CNZVC	ADDX CNZVC		EXT	ADDX
13 AND KKZKK	EOR KNZ00	EOR KNZ00		EXT	EOR, EDRI, BCHG, BTST
14 AND KKZKK	OR KNZ00	OR KNZ00	EOR	EXT	OR, ORI, BCLR, BSET
15 AND KNZ00	OR	OR			TAS, TST, SCC, MOVB

K: NO CHANGE

D: DON'T CARE

A: SPECIAL CHARACTER

ORDER: XNZVC

C*: CPSW V CINF

FIG. 17


ALU FUNCTION CONTROL AND CONDITION CODE DECODER


#	i	Instruction Decode										Instruction	Row inhibits									
0		15	14	13	12		7	6'				long shift										
1		15	14	13	12			6				word shift										
2		15	14	13	12		7'	6'				byte shift										
3		15	14	13	12																	
4		15	14	13	12		8	7'	5'	4'		addx,subx										
5		15	14	13	12		8	6'	5'	4'		addx,subx										
6		15	14	13	12		8	7'	5'	4'		add,sub										
(4)	i	15	13	12																		
(5)	i	15	13	12			8	6'	5'	4'												
7		15	14	13	12																	
8		15	14	13	12																	
9		15	14	13	12																	
10		15	13	12			8	7'	6'	5'	4'	mul,div										
11		15	13	12								abod, sbod										
(9)	i	15	13	12								and,or										
(10)	i	15	13	12			8	7'	6'	5'	4'											
12		15	14	13	12																	
13		15	13																			
14		15	13	12								ldq,dcnt,movw,movl,bcc										
15		15	13	12			7	6				scc,movb										
(14)	i	15	13	12			8					subq,movb										
(14)	i	15	13	12			8'					addq,movb										
16		15	13	12																		
(14)	i	15	13	12			7	6														
17		15	14	13	12																	
18		15	14	13	12		8	7				bclr,bset										
19		15	14	13	12		8	7'				bchg,bst										
20		15	14	13	12		11	10	9'	8'		cmpl										
21		15	13	12			11	10	9'	8'		bclr,bset,ext										
22		15	13	12			11	10	9	8'		ori,tas,tst										

FIG.18

23	15'	13' 12'	11' 10' 9' 8'		eori, negx	2	4 5 6	8 9	11	13	15
24	15'	13' 12'	11' 10' 9' 8'		addi, not		4 5 6	8 9 10		13 14	15
25	15'	13' 12'	11' 10' 9' 8'		subi, neg	2	4 6	8 9 10 11		13 14	15
26	15'	13' 12'	11' 10' 9' 8' 7'		bctg, btst, nbod	2	4 5 6	8 10 11		14 15	
27	15'	13' 12'	11' 10' 9' 8'		andi, clr	2	5 6	8 9 10 11		13 14	15
28	15'	14 13' 12'	8' 7 6'		chk	1 2 3	7	8 9 10 11		12 13 14	
29	15'	14 13' 12'			inhibit only						
(30)	15	14 13 12'	7 6		ls	2 3		8 9 10 11			
31	15	14 13 12'			ls	2 3		8 9 10 11			
(30)	15	14 13 12'	10' 9		ro	2 3 4 5	8	11			
32	15	14 13 12'			ro	2 3 4 5	8	11			
33	15	14 13 12'			as	2 3 4 5	8	11			
(30)	15	14 13 12'	10 9		as	2 3 4 5	8 9 10 11				
34	15	14 13 12'			rox	2 3 4 5	9 10				
35	15	14 13 12'			rox	2 3 4 5	9 10				
(30)	15	14 13 12'	10' 9'		left shift	2 3 4 5	9 10				
36	15	14 13 12'			right shift	1 2	5 6 7 8 10			12 13 14 15	
37	15	14 13 12'			cmpm	1 3 4	6 7 9	11		12 13 14 15	
(30)	15	14 13 12'	10 9'		cmpa	1 2 3 4 5	7 8 9 10 11			12 13 14 15	
38	15	14 13 12'			cmpi	1 2 3 4 5	7 8 9 10 11			12 13 14 15	
39	15	14 13 12'			eor	1 2 3 4 5	7 8 9 10 11			12 13 14 15	
40	15	14 13 12'				1 2 3 4 5	6 7 8 9 10 11			12 13 14 15	
41	15	14' 13 12	5' 4' 3			1 2 3 4 5	6 7 8 9 10 11			12 13 14 15	
42	15	14' 13 12	8 7 6			1 2 3 4 5	6 7 8 9 10 11			12 13 14 15	
43	15	14' 13 12				1 2 3 4 5	6 7 8 9 10 11			12 13 14 15	
44	15	14' 13 12				1 2 3 4 5	6 7 8 9 10 11			12 13 14 15	
(41)	15	14' 13 12	8' 7 6			1 2 3 4 5	6 7 8 9 10 11			12 13 14 15	
(42)	15	14' 13 12				1 2 3 4 5	6 7 8 9 10 11			12 13 14 15	
(43)	15	14' 13 12				1 2 3 4 5	6 7 8 9 10 11			12 13 14 15	

FIG. 18
CONTINUED









FIG. 20A

FIG. 20B



IMMEDIATE LINE: 0000 BTST, BCHG, BSET, BCLR, ORI, ANDI, SUBI, ADDI, EORI, CMPI

RVD		RYA	(RYA)	(RYA)+	-(RYA)	(RYA)+d ₁₆	(RYA)+d ₈	ABSW	ABSL	(PC)+d ₁₆	(PC)+d ₈	#	UNUSED	IR[11:6]
A1	O#1	TRAP1	O#1	ADRW1	O#1	PINW1	PDCW1	O#1	ADSW1	O#1	ABW1	O#1	ABW1	CPDW1
A2	RCAL1													
A3														
A1	O#1	TRAP1	O#1	ADRW1	O#1	PINW1	PDCW1	O#1	ADSW1	O#1	ABW1	O#1	ABW1	CPDW1
A2	RCAL1													
A3														
A1	O#1	TRAP1	O#1	ADRW1	O#1	PINW1	PDCW1	O#1	ADSW1	O#1	ABW1	O#1	ABW1	CPDW1
A2	RCAL1													
A3														
A1														
A2														
A3														
A1														
A2														
A3														
A1														
A2														
A3														

IR[5:0]

000XXX 001XXX 010XXX 011XXX 100XXX 101XXX 110XXX 111000 111101 11111X

IMMEDIATE LINE 0000 CMPI

FIG. 21C

110000 BYTE CMPI

110001 WORD CMPI

110010 LONG CMPI

[illegible]

FIG. 21D

[illegible]

MOVE WORD			SOURCE										DESTINATION	
RYD	RYA		(RYA)	(RYA)+	(RYA)-	(RYA)+d16	(RYA)+d8	ABSW	ABSL	(PC)+d16	(PC)+d8	#	UNUSED	IR[11:6]
A1	RRGW1		ADRW1	PINW1	PDCW1	ADSW1	ALXW0	ABW1	ABLW1	ADSW1	ALXW0	E#W1	TRAP1	RXD
A2			MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	REGW1		XXX000
A3														
A1	RRGM1		ADRW1	PINW1	PDCW1	ADSW1	ALXW0	ABW1	ABLW1	ADSW1	ALXW0	E#W1	TRAP1	RXA
A2			MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	REGM1		XXX001
A3														
A1	RM1W1		ADRW1	PINW1	PDCW1	ADSW1	ALXW0	ABW1	ABLW1	ADSW1	ALXW0	E#W1	TRAP1	(RXA)
A2			MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	RM1W1		XXX010
A3														
A1	RM1W1		ADRW1	PINW1	PDCW1	ADSW1	ALXW0	ABW1	ABLW1	ADSW1	ALXW0	E#W1	TRAP1	(RXA)+
A2			MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	RM1W1		XXX011
A3														
A1	RM1W1		ADRW1	PINW1	PDCW1	ADSW1	ALXW0	ABW1	ABLW1	ADSW1	ALXW0	E#W1	TRAP1	-(RXA)
A2			MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	RM1W1		XXX100
A3														
A1	RM1W1		ADRW1	PINW1	PDCW1	ADSW1	ALXW0	ABW1	ABLW1	ADSW1	ALXW0	E#W1	TRAP1	(RXA)+d16
A2			MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	RM1W1		XXX101
A3														
A1	RM1W1		ADRW1	PINW1	PDCW1	ADSW1	ALXW0	ABW1	ABLW1	ADSW1	ALXW0	E#W1	TRAP1	(RXA)+(X)+d8
A2			MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	RM1W1		XXX110
A3														
A1	RAW1		ADRW1	PINW1	PDCW1	ADSW1	ALXW0	ABW1	ABLW1	ADSW1	ALXW0	E#W1	TRAP1	ABSW
A2			MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	RAW1		000111
A3														
A1	RALW1		ADRW1	PINW1	PDCW1	ADSW1	ALXW0	ABW1	ABLW1	ADSW1	ALXW0	E#W1	TRAP1	ABSL
A2			MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	MRCW1	RALW1		001111
A3														
A1	TRAP1		TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	UNUSED
A2														X1X111
A3														1XX111

IR[5:0]

000XXX 001XXX 010XXX 011XXX 100XXX 101XXX 110XXX 111000 111001 111010 111011 111100 111101 111110 111111

MOVE WORD 0011

FIG. 21F

MISCELLANEOUS LINE 0100

	RYD	RYA	(RYA)	(RYA)+ -(RYA)	(RYA) +d ₁₆	(RYA) +(X) +d ₈	ABSW	ABSL	(PC) +d ₁₆	(PC) +(X) +d ₈	#	UNUSED	IR[11:6]
A1	SWAP1	TRAP1	PEAA1	TRAP1	TRAP1	PEAX0	PAAW1	PAALI	PEAD1	PEAX0	TRAP1	TRAP1	100 001
A2													SWAP PEA
A3													
A1	NNRW1	TRAP1	STHR1	TRAP1	PUSH1	STMX1	SMAW1	SMALI	TRAP1	TRAP1	TRAP1	TRAP1	100 010
A2													EXTW STM16
A3													
A1	EXTR1	TRAP1	STHR1	TRAP1	PUSH1	STMX1	SMAW1	SMALI	TRAP1	TRAP1	TRAP1	TRAP1	100 011
A2													EXTL
A3													STM32
A1	TSRW1	TRAP1	ADRW1	PINW1	PDCW1	ADSW1	ABW1	ABLW1	TRAP1	TRAP1	TRAP1	TRAP1	101 000
A2													BYTE
A3													TST
A1	TSRW1	TRAP1	ADRW1	PINW1	PDCW1	ADSW1	ABW1	ABLW1	TRAP1	TRAP1	TRAP1	TRAP1	101 001
A2													WORD
A3													TST
A1	TSRL1	TRAP1	ADRL1	PINL1	PDCL1	ADSL1	ABL1	ABLL1	TRAP1	TRAP1	TRAP1	TRAP1	101 010
A2													LONG
A3													TST
A1	TASR1	TRAP1	ADRW1	PINW1	PDCW1	ADSW1	ABW1	ABLW1	TRAP1	TRAP1	TRAP1	TRAP1	101 011
A2													TAS
A3													
A1	TRAP1	TRAP1	LDMP1	POPM1	TRAP1	LDMD1	LMAW1	LMALI	LDMD1	LDMX0	TRAP1	TRAP1	110 01X
A2													LDM16
A3													LDM32

IR[5:0]

000XXX 001XXX 010XXX 011XXX 100XXX 101XXX 110XXX 111000 111100 111101 11111X

MISCELLANEOUS LINE 0100 SWAP, PEA, EXT, STM, TST, TAS, LDM

FIG. 21H

FIG.2IH

FIG. 2II

MISCELLANEOUS LINE 0100

	RYD	RYA	(RYA)	(RYA)+ -(RYA)	(RYA) +(X) +d8		ABSW	ABSL	(PC) +d16		(PC) +(X) +d8		#	UNUSED IR[11:6]
					TRAP1	TRAP1			TRAP1	TRAP1	TRAP1	TRAP1		
A1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	XXX 100	TRAP1
A2														
A3														
A1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	XXX 101	TRAP1
A2														
A3														
A1	CHKR1	TRAP1	ADRW1	PINW1	PDCW1	ADSW1	ADSW1	ABLW1	ADSW1	ALXW0	CHKR1	CHKR1	XXX 110	TRAP1
A2													CHK	
A3														
A1	TRAP1	TRAP1	LEAA1	TRAP1	TRAP1	LEAD1	LEAX0	LAAL1	LEAD1	LEAX0	TRAP1	TRAP1	XXX 111	TRAP1
A2													LEA	
A3														
A1	TRAP1	TRAP1	JSRA1	TRAP1	TRAP1	JSRD1	JSRX0	JSAL1	JSRD1	JSRX0	TRAP1	TRAP1	111 010	TRAP1
A2													JSR	
A3														
A1	TRAP1	TRAP1	JMPA1	TRAP1	TRAP1	JMPD1	JMPX0	JMAL1	JMPD1	JMPX0	TRAP1	TRAP1	111 011	TRAP1
A2													JMP	
A3														
A1	TRAP1	TRAP1	LINK1	UNLK1	LUSP1	SUSP1	TRPV1	RSET1	STOP1	RTE	RTS	RTS	111 001	RTS
A2	(TRAP)	111XXX						(NOP)					TRAP LINKUNLK MUSP	
A3	00XXX	110100					110110	110000	110001	110010	110011	110101	TRPV RESET	
													NOP STOP RTE RTR	
A1														
A2														
A3														

IR[5:0]

000XXX 001XXX 010XXX 011XXX 100XXX 101XXX 110XXX 111000 111001 111010 111011 111100 111101
 MISCELLANEOUS LINE 0100 LINK, UNLK, CHK, LEA, JSR, JMP, RTS, TRAP, MUSP, TRPV, RESET, NOP, STOP, RTE, RTR

ADDQ LINE 0101 ADDQ, Sec., SUBQ																	
RYD		RYA	(RYA)	(RYA)+	-(RYA)	(RYA) +d ₁₆	(RYA) +d ₈	(PC) +(X) +d ₁₆	(PC) +(X) +d ₈	#	UNUSED		IR[11:9]=XXX IR[8:6]				
RAQW1	TRAP1	ADRW1	PINW1	PDCW1	ADSW1	ALXW0	ABW1	ABSW	ABSL	TRAP1	TRAP1	TRAP1	TRAP1	BYTE 000 (RXD)+(EA)→RXD			
A1 A2 A3		MAQW1	MAQW1	MAQW1	MAQW1	MAQW1	MAQW1	MAQW1	MAQW1								
RAQW1	RAQL1	ADRW1	PINW1	PDCW1	ADSW1	ALXW0	ABW1	ABSW	ABSL	TRAP1	TRAP1	TRAP1	TRAP1	WORD 001 (RXD)+(EA)→RXD			
A1 A2 A3		MAQW1	MAQW1	MAQW1	MAQW1	MAQW1	MAQW1	MAQW1	MAQW1								
RAQL1	RAQL1	ADRL1	PINL1	PDCW1	ADSL1	ALXL0	ABWL1	ABWL1	ABLL1	TRAP1	TRAP1	TRAP1	TRAP1	LONG 010 (RXD)+(EA)→RXD			
A1 A2 A3		MAQL1	MAQL1	MAQL1	MAQL1	MAQL1	MAQL1	MAQL1	MAQL1								
SCCR1	TRAP1	ADRW1	PINW1	PDCW1	ADSW1	ALXW0	ABW1	ABSW	ABSL	TRAP1	TRAP1	TRAP1	TRAP1	BYTE 011 OP (EA)→EA			
A1 A2 A3		SCCB1	SCCB1	SCCB1	SCCB1	SCCB1	SCCB1	SCCB1	SCCB1								
RAQW1	TRAP1	ADRW1	PINW1	PDCW1	ADSW1	ALXW0	ABW1	ABSW	ABSL	TRAP1	TRAP1	TRAP1	TRAP1	BYTE 100 (EA)+(RXD)→EA			
A1 A2 A3		MAQW1	MAQW1	MAQW1	MAQW1	MAQW1	MAQW1	MAQW1	MAQW1								
RAQW1	RAQL1	ADRW1	PINW1	PDCW1	ADSW1	ALXW0	ABW1	ABSW	ABSL	TRAP1	TRAP1	TRAP1	TRAP1	WORD 101 (EA)+(RXD)→EA			
A1 A2 A3		MAQW1	MAQW1	MAQW1	MAQW1	MAQW1	MAQW1	MAQW1	MAQW1								
RAQL1	RAQL1	ADRL1	ANL1	PDCL1	ADSL1	ALXL0	ABWL1	ABWL1	ABLL1	TRAP1	TRAP1	TRAP1	TRAP1	LONG 110 (EA)+(RXD)→EA			
A1 A2 A3		MAQL1	MAQL1	MAQL1	MAQL1	MAQL1	MAQL1	MAQL1	MAQL1								
SCCR1	TRAP1	ADRW1	PINW1	PDCW1	ADSW1	ALXW0	ABW1	ABSW	ABSL	TRAP1	TRAP1	TRAP1	TRAP1	BYTE 111 OP (EA)→EA			
A1 A2 A3		SCCB1	SCCB1	SCCB1	SCCB1	SCCB1	SCCB1	SCCB1	SCCB1								

IR[5:0]

0000XXX 001XXX 010XXX 011XXX 100XXX 101XXX 110XXX 111001 111010 111011 111100 111101
 ADDO LINE 0101 ADDO 5000 1111X 1111X

FIG. 21J

ADDQ LINE 0101 ADDQ, Scc, SUBQ

Bcc LINE 0110 Bcc, BRA, BSR																	
RYD		RYA	(RYA)	(RYA)+	-(RYA)	(RYA)+d ₁₆	(RYA)+d ₈	ABSW	ABSL	(PC)+d ₁₆	(PC)+d ₈	#	UNUSED IR[11:6]				
A1	BBCW1	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	XXX000
A2																	1XX000
A3																	X1XX00
A1	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	BBC11	XX1X00
A2																	XXX01X
A3																	XX0X01
A1	BSRW1	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	000100
A2																	
A3																	
A1	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	BSR11	00011X
A2																	0001X1
A3																	
A1																	
A2																	
A3																	
A1																	
A2																	
A3																	
A1																	
A2																	
A3																	
IR[5:0]																	
000000 001XXX 010XXX 011XXX 100XXX 101XXX 110XXX 111000 111001 111010 111011 111100 111101																	
0001XX																	
11111X																	

FIG. 21K

FIG. 21L

LDQ LINE 0111 LDQ & DCNT																			
RYD		RYA	(RYA)	(RYA)+	-(RYA)	(RYA)+d ₁₆	(RYA)+d ₈	ABSW	ABSL	(PC)+d ₁₆	(PC)+d ₈	(PC)+d ₈	(PC)+d ₈	#		UNUSED IR[11:6]			
RLQL1	RLQL1	RLQL1	RLQL1	RLQL1	RLQL1	RLQL1	RLQL1	RLQL1	RLQL1	RLQL1	RLQL1	RLQL1	RLQL1	RLQL1	RLQL1	RLQL1	RLQL1	RLQL1	RLQL1
A1	DCNT1	DCNT1	DCNT1	DCNT1	DCNT1	DCNT1	DCNT1	DCNT1	DCNT1	DCNT1	DCNT1	DCNT1	DCNT1	DCNT1	DCNT1	DCNT1	DCNT1	DCNT1	DCNT1
A2																			
A3																			
A1																			
A2																			
A3																			
A1																			
A2																			
A3																			
A1																			
A2																			
A3																			
A1																			
A2																			
A3																			
A1																			
A2																			
A3																			

IR[5:0] 000XX 001XX 010XX 011XX 100XX 101XX 110XX 11100 11101 11110 11111
LDQ LINE 0111 LDQ & DCNT 1111X

OR LINE 1000 OR, DIVU, DIVS, SBCD

IR[5:0]	RYD	RYA	(RYA)	(RYA)+ -(RYA)	(RYA) +d ₁₆	(RYA) +(X) +d ₈	ABSW	ABSL	(PC) +d ₁₆	(PC) +(X) +d ₈	#	UNUSED	IR[11:9]=XXX IR[8:6]
A1	RORW1	TRAP1	ADRW1	PINW1	PDCW1	ADSW1	AIKW0	ABW1	ABLW1	ADSW1	AIKW0	E#W1 RORW1	TRAP1
A2			ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1		
A3													
A1	RORW1	TRAP1	ADRW1	PINW1	PDCW1	ADSW1	AIKW0	ABW1	ABLW1	ADSW1	AIKW0	E#W1 RORW1	TRAP1
A2			ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1		
A3													
A1	RORL1	TRAP1	ADRL1	PINL1	PDCW1	ADSW1	AIKW0	ABW1	ABLW1	ADSW1	AIKW0	E#L1 RORL1	TRAP1
A2			ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1		
A3													
A1	DVUR1	TRAP1	ADRW1	PINW1	PDCW1	ADSW1	AIKW0	ABW1	ABLW1	ADSW1	AIKW0	E#W1 DVUR1	TRAP1
A2			DVUM1	DVUM1	DVUM1	DVUM1	DVUM1	DVUM1	DVUM1	DVUM1	DVUM1		
A3													
A1	RBRB1	ASBB1	ADRW1	PINW1	PDCW1	ADSW1	AIKW0	ABW1	ABLW1	TRAP1	TRAP1	TRAP1	TRAP1
A2			MORW1	MORW1	MORW1	MORW1	MORW1	MORW1	MORW1				
A3													
A1	TRAP1	TRAP1	ADRW1	PINW1	PDCW1	ADSW1	AIKW0	ABW1	ABLW1	TRAP1	TRAP1	TRAP1	TRAP1
A2			MORW1	MORW1	MORW1	MORW1	MORW1	MORW1	MORW1				
A3													
A1	TRAP1	TRAP1	ADRL1	PINL1	PDCW1	ADSW1	AIKW0	ABW1	ABLW1	TRAP1	TRAP1	TRAP1	TRAP1
A2			MORL1	MORL1	MORL1	MORL1	MORL1	MORL1	MORL1				
A3													
A1	DVS02	TRAP1	ADRW1	PINW1	PDCW1	ADSW1	AIKW0	ABW1	ABLW1	ADSW1	AIKW0	E#W1 DVS02	TRAP1
A2			DVS01	DVS01	DVS01	DVS01	DVS01	DVS01	DVS01	DVS01	DVS01		
A3													

IR[5:0]

000XXX 001XXX 010XXX 011XXX 100XXX 101XXX 110XXX 111000 111001 111010 111011 111100 111101 111110 111111

OR LINE 1000 OR, DIVU, DIVS, SBCD

FIG. 21 M

SUB LINE 1001 SUB & SUBX										IR[11:9]=XXX IR[8:6]										
RYD	RYA	(RYA)	(RYA)+	-(RYA)	(RYA) +d16	(RYA) +(X) +d8	ABSW	ABSL	(PC) +d16	(PC) +(X) +d8	#	UNUSED	BYTE 000 (RXD)+(EA)→RXD	WORD 001 (RXD)+(EA)→RXD	LONG 010 (RXD)+(EA)→RXD	WORD 011 (RXA)+(EA)→RXA	BYTE 100 (EA)+(RXD)→EA	WORD 101 (EA)+(RXD)→EA	LONG 110 (EA)+(RXD)→EA	LONG 111 (RXA)+(EA)→RXA
A1 A2 A3	RORW1 TRAP1	ADRW1	PINW1	PDCW1	ADSW1	AIXW0	ABW1	ABLW1	ADSW1	AIXW0	E#W1 RORW1	TRAP1								
		RORW1	RORW1	RORW1	RORW1	RORW1	RORW1	RORW1	RORW1	RORW1										
A1 A2 A3	RORW1 RORW1	ADRW1 RORW1	PINW1 RORW1	PDCW1 RORW1	ADSW1 RORW1	AIXW0 RORW1	ABW1 RORW1	ABLW1 RORW1	ADSW1 RORW1	AIXW0 RORW1	E#W1 RORW1	TRAP1								
		RORW1	RORW1	RORW1	RORW1	RORW1	RORW1	RORW1	RORW1	RORW1										
A1 A2 A3	RORL1 RORL1	ADRL1 RORL1	PINL1 RORL1	PDCL1 RORL1	ADSL1 RORL1	AIXL0 RORL1	ABWL1 RORL1	ABLL1 RORL1	ADSL1 RORL1	AIXL0 RORL1	E#L1 RORL1	TRAP1								
		RORL1	RORL1	RORL1	RORL1	RORL1	RORL1	RORL1	RORL1	RORL1										
A1 A2 A3	RORM1 RORM1	ADRW1 RORW1	PINW1 RORW1	PDCW1 RORW1	ADSW1 RORW1	AIXW0 RORW1	ABW1 RORW1	ABLW1 RORW1	ADSW1 RORW1	AIXW0 RORW1	E#W1 RORW1	TRAP1								
		RORW1	RORW1	RORW1	RORW1	RORW1	RORW1	RORW1	RORW1	RORW1										
A1 A2 A3	RORW1 ASXW1	ADRW1 RORW1	PINW1 RORW1	PDCW1 RORW1	ADSW1 RORW1	AIXW0 RORW1	ABW1 RORW1	ABLW1 RORW1	TRAP1	TRAP1	TRAP1	TRAP1								
		RORW1	RORW1	RORW1	RORW1	RORW1	RORW1	RORW1	RORW1	RORW1										
A1 A2 A3	RORW1 ASXW1	ADRW1 RORW1	PINW1 RORW1	PDCW1 RORW1	ADSW1 RORW1	AIXW0 RORW1	ABW1 RORW1	ABLW1 RORW1	TRAP1	TRAP1	TRAP1	TRAP1								
		RORW1	RORW1	RORW1	RORW1	RORW1	RORW1	RORW1	RORW1	RORW1										
A1 A2 A3	RORL1 ASXL1	ADRL1 RORL1	PINL1 RORL1	PDCL1 RORL1	ADSL1 RORL1	AIXL0 RORL1	ABWL1 RORL1	ABLL1 RORL1	TRAP1	TRAP1	TRAP1	TRAP1								
		RORL1	RORL1	RORL1	RORL1	RORL1	RORL1	RORL1	TRAP1	TRAP1	TRAP1	TRAP1								
A1 A2 A3	RORL1 RORL1	ADRL1 RORL1	PINL1 RORL1	PDCL1 RORL1	ADSL1 RORL1	AIXL0 RORL1	ABWL1 RORL1	ABLL1 RORL1	ADSL1 RORL1	AIXL0 RORL1	E#L1 RORL1	TRAP1								
		RORL1	RORL1	RORL1	RORL1	RORL1	RORL1	RORL1	RORL1	RORL1										

IR[5:0]

SUB LINE 1001 SUB & SUBX

FIG. 2IN

FIG. 21N

[illegible]

CMP LINE 1011 CMP, EOR, CMPM, CMPA

(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													
(PC) +d8													
(PC) +d16													

IR[5:0]

000XXX 001XXX 010XXX 011XXX 100XXX 101XXX 110XXX 111000 111001 111010 111011 111100 111101 111110 111111

FIG. 21Q

CMP LINE 1011 CMP, EOR, CMPM, CMPA

IR[11:9]=XXX
IR[8:6]
BYTE
000
(RXD)+(EA)→RXD
WORD
001
(RXD)+(EA)→RXD
LONG
010
(RXD)+(EA)→RXD
WORD
011
(RXA)+(EA)→RXA
BYTE
100
(EA)+(RXD)→EA
WORD
101
(EA)+(RXD)→EA
LONG
110
(EA)+(RXD)→EA
LONG
111
(RXA)+(EA)→RXA

ADD LINE 1101 ADD & ADDX																									
RYD	RYA	(RYA)	(RYA)+	(RYA)			(PC)			(PC)	+d8	+d16	ABSL	ABSW	+d8	ABSL	ABSW	+d8	+d16	(PC)	+d8	#	UNUSED	IR[11:9]=XXX IR[8:6]	BYTE 000 (RXD)+(EA)→RXD
				-(RYA)	+d16	+(X)	(RYA)	+(X)	(PC)																
A1	RORW1	TRAP1	ADRW1	PINW1	PDCW1	ADSW1	AIXW0	ABW1	ABLW1	ADSW1	AIXW0	E#W1	TRAP1	TRAP1	000										
A2			ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1													
A3			ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1													
A1	RORW1	RORW1	ADRW1	PINW1	PDCW1	ADSW1	AIXW0	ABW1	ABLW1	ADSW1	AIXW0	E#W1	TRAP1	TRAP1	001										
A2			ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1													
A3			ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1													
A1	RORL1	RORL1	ADRL1	PINL1	PDCL1	ADSL1	AIXL0	ABW1	ABLL1	ADSL1	AIXL0	E#L1	TRAP1	TRAP1	010										
A2			ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1													
A3			ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1													
A1	RORM1	RORM1	ADRW1	PINW1	PDCW1	ADSW1	AIXW0	ABW1	ABLW1	ADSW1	AIXW0	E#W1	TRAP1	TRAP1	011										
A2			ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1													
A3			ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1	ROMW1													
A1	RORW1	ASXW1	ADRW1	PINW1	PDCW1	ADSW1	AIXW0	ABW1	ABLW1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	100										
A2			MORW1	MORW1	MORW1	MORW1	MORW1	MORW1	MORW1																
A3			MORW1	MORW1	MORW1	MORW1	MORW1	MORW1	MORW1																
A1	RORW1	ASXW1	ADRW1	PINW1	PDCW1	ADSW1	AIXW0	ABW1	ABLW1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	101										
A2			MORW1	MORW1	MORW1	MORW1	MORW1	MORW1	MORW1																
A3			MORW1	MORW1	MORW1	MORW1	MORW1	MORW1	MORW1																
A1	RORL1	ASXL1	ADRL1	PINL1	PDCL1	ADSL1	AIXL0	ABW1	ABLL1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	110										
A2			MORL1	MORL1	MORL1	MORL1	MORL1	MORL1	MORL1																
A3			MORL1	MORL1	MORL1	MORL1	MORL1	MORL1	MORL1																
A1	RORL1	RORL1	ADRL1	PINL1	PDCL1	ADSL1	AIXL0	ABW1	ABLL1	ADSL1	AIXL0	E#L1	TRAP1	TRAP1	111										
A2			ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ADSL1	AIXL0	E#L1	TRAP1	TRAP1											
A3			ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1	ROML1											

IR[5:0]

0000XXX 001XXX 010XXX 011XXX 100XXX 101XXX 110XXX 111000 111001 111010 111011 111100 111101 111110 111111 11111X

FIG. 21S

ADD LINE 1101 ADD & ADDX

SHIFT LINE 1110 ASL, ASR, LSR, LSL, ROL, ROR, ROXL, ROXR, REGISTER & MEMORY SHIFTS.


RYD		RYA	(RYA)	(RYA)+	-(RYA)	(RYA) +d ₁₆	(RYA) +d ₈	ABSW	ABSL	(PC) +d ₁₆	(PC) +d ₈	#	UNUSED	IR[11:6]
		TRAP1	ADRW1	PINW1	PDCW1	ADSW1	ALXW0	ABW1	ABLW1	TRAP1	TRAP1	TRAP1	TRAP1	
A1	TRAP1													0XXX11 WORD MEMORY SHIFTS
A2			SFTM1	SFTM1	SFTM1	SFTM1	SFTM1	SFTM1	SFTM1					
A3														
A1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	XXXX00 BYTE REGISTER-SHIFTS
A2														
A3														
A1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	SRIW1	XXXX01 WORD REGISTER-SHIFTS
A2														
A3														
A1	SRIL1	SRIL1	SRIL1	SRIL1	SRIL1	SRIL1	SRIL1	SRIL1	SRIL1	SRIL1	SRIL1	SRIL1	SRIL1	XXXX10 LONG REGISTER-SHIFTS
A2														
A3														
A1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	TRAP1	1XXX11
A2														
A3														
A1														
A2														
A3														
A1														
A2														
A3														

IR[5:0]

000XXX 001XXX 010XXX 011XXX 100XXX 101XXX 110XXX 111000 111001 111010 111011 111100 111101 11111X

SHIFT LINE 1110 ASx, LSx, ROx, ROXR

FIG. 21T



TWO-LEVEL CONTROL STORE FOR MICROPROGRAMMED DATA PROCESSOR

CROSS-REFERENCE TO RELATED APPLICATIONS

The present application is a continuation-in-part of prior copending application "Microprogrammed Control Apparatus Having A Two-Level Control Store For Data Processor", invented by the inventors of the present invention, bearing Ser. No. 961,796, filed Nov. 17, 1978, and assigned to the assignee of the present invention.

TABLE OF CONTENTS

Subject	
Cross Reference to Related Applications	
Technical Field	
Background Art	
Brief Summary of the Invention	
Brief Description of the Drawings	
Detailed Description of a Preferred Embodiment	
Structural Overview of Preferred Embodiment	
Instruction Register Sequence Decoder	
Two-level Microprogrammed Control Unit	
Conditional Branch Logic	
ALU and Condition Code Control Unit	
List of Microwords	Appendix A
Abbreviations	Appendix B
Conditional Branch Choices	Appendix C
Abbreviations	Appendix D
Abbreviations	Appendix E
Instructions	Appendix F
Word Formats	Appendix G
Microword Sequences	Appendix H
Other related co-pending applications include:	
1. "Execution Unit For Data Processor Using Segmented Bus Structure" invented by Gunter et al, bearing Ser. No. 961,798, filed Nov. 17, 1978, and assigned to the assignee of the present invention.	
2. "Instruction Register Sequence Decoder For Microprogrammed Data Processor And Method" invented by Tredennick et al, bearing Ser. No. 041,202, filed concurrently herewith and assigned to the assignee of the present invention.	
3. "Conditional Branch Unit For Microprogrammed Data Processor" invented by Tredennick et al, bearing Ser. No. 041,203, filed concurrently herewith and assigned to the assignee of the present invention.	
4. "ALU And Condition Code Control Unit For Data Processor" invented by Gunter et al, bearing Ser. No. 041,201, filed concurrently herewith and assigned to the assignee of the present invention.	

TECHNICAL FIELD

This invention relates generally to data processors and more particularly to a data processor having a microprogrammed control store for implementing macroinstructions received by the data processor.

BACKGROUND ART

The field of single-chip, large scale integration (LSI) microprocessors is advancing at an incredible rate. Progress in the underlying semiconductor technology, MOS, is driving the advance. Every two years, circuit densities are improving by a factor of two, and at the same

time speed-power products are decreasing by a factor of four. Finally, yield enhancement techniques are driving down production costs and hence product prices, thereby increasing demand and opening up new applications and markets.

One effect of this progress in semiconductor technology is advancement in LSI microprocessors. The latest generation, currently being introduced by several companies is an order of magnitude more powerful than the previous generation, the 8-bit microprocessors of three or four years ago. The new microprocessors have 16-bit data paths and arithmetic capability, and they directly address multiple-megabyte memories. In terms of functional capability and speed, they will outperform all but the high end models of current 16-bit minicomputers.

LSI microprocessor design is now at the stage where better implementation techniques are required in order to control complexity and meet tight design schedules. One technique for achieving these goals is to use microprogramming for controlling the processor. Most of the traditionally claimed benefits of microprogramming, for example, regularity (to decrease complexity), flexibility (to ease design changes), and reduced design costs, apply to the implementation problems for current LSI microprocessor design. Among the constraints which LSI technology imposes on processor implementation are circuit size, circuit speed, interconnection complexity, and package pin count.

There is a fairly constant limit on the size of LSI integrated circuit chips which can be economically produced. Although circuit densities tend to improve over time, the number of gates which can be put on a chip is limited at any given time. Thus a major constraint is to design a data processor which may be implemented within the fixed maximum number of gates.

Another constraint in the implementation of LSI data processors is circuit speed, which is limited primarily by the powder dissipation limits of the semiconductor package in which the LSI circuit is mounted. The large speed gap between emitter-coupled (ECL) and core memory associated with large computer systems is not applicable to microprocessor applications, where often the processor technology and the main memory technology are the same.

With regard to interconnection complexity, internal interconnections on an LSI circuit often require as much chip area as do the logic gates which they connect. Furthermore, LSI circuit layout considerations often restrict the ability to route a signal generated in one section of the chip to another section of the chip. In some instances, it is more practical to duplicate functions on various sections of the chip rather than to provide connection to a single centralized function. Another consideration with regard to LSI circuit technology is that regular structures, such as ROM arrays, can be packed much more tightly than random logic.

Semiconductor packaging technology is also a constraint in that it places limits on the number of pin connections which an LSI chip may have to interface to the outside world. The pin-out limitations can be overcome by time multiplexing pin use, but the resulting slowdown in circuit performance is usually not acceptable.

Finally, customer demand and intense competition among semiconductor manufacturers often dictate that LSI data processors be designed according to tight time schedules. A control structure which reduces the design time for LSI data processors will be greatly appreciated

by those skilled in the art. Furthermore, LSI data processors are often designed initially to be enhanced with new instructions in future versions of the data processor. Alternatively, some LSI data processors may be designed with enough flexibility so as to allow particular users to specify a set of instructions adapted to their needs. It will be appreciated by those skilled in the art that a control structure which simplifies modifications of and additions to a basic instruction set for a data processor is a significant improvement over the prior art.

The size of a microprogram control store is related to the number of control words and the number of bits in each control word. Control words having a large number of bits can control actions in the data processor fairly directly. However, a reduction in the overall size of the control store allows for a reduction in the size of the semiconductor chip which implements the data processor. Savings in chip area result in lower semiconductor chip costs since a greater number of such semiconductor chips can be formed from a processed semiconductor wafer. Thus, a data processor adapted to utilize a control store which need not duplicate unique control words containing a large number of bits is likely to reduce the overall size of the control store and lower chip costs.

BRIEF SUMMARY OF THE INVENTION

It is an object of the present invention to reduce the time required to design an LSI data processor.

It is also an object of the present invention to reduce the circuit complexity and simplify the layout of an LSI data processor.

It is a further object of the present invention to provide an LSI data processor which provides an instruction set which may be easily modified or expanded.

It is also an object of the present invention to provide a microprogrammed data processor adapted to execute a wide variety of macroinstructions while minimizing the size of the microprogram control store.

These and other objects of the present invention are accomplished by providing a data processor having an execution unit and which includes a control means having a first and a second control store. The control means has an input for receiving a control store address. In response to the received control store address, the first control store provides sequencing information at a first output for selecting the next control store address. Also in response to the received control store address, the second control store supplies control information at a second output for controlling the execution unit. The data processor also includes means for receiving a macroinstruction and selection means responsive to the macroinstruction and to the sequencing information for generating the control store address. In the preferred embodiment, the control store address is received by both the input of the first control store and the input of the second control store. Each control word in the first control store has a unique control store address. However, a control word in the second control store may be selected by many different control store addresses.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a simplified block diagram of a data processor employing a microprogrammed control store.

FIG. 2 is a more detailed block diagram of a data processor of the type shown in FIG. 1 according to a preferred embodiment of the invention.

FIG. 3 is a simplified block diagram of the execution unit used within the data processor for executing macroinstructions.

FIG. 4 is a block diagram which illustrates the data processor shown in FIG. 2 in further detail.

FIG. 5 is an expansion of a portion of the block diagram shown in FIG. 4 and illustrates an instruction register sequence decoder within the data processor.

FIG. 6 illustrates several formats for macroinstructions which are processed by the data processor.

FIGS. 7A-7D illustrate the concept of functional branching within the micro control store implemented through the use of the instruction register sequence decoder.

FIG. 8 illustrates first and second formats for microwords contained by the micro control store, the first format corresponding to direct branch type microwords and the second format corresponding to conditional branch type microwords.

FIG. 9 illustrates a simplified programmed logic array (PLA) structure which can be used to implement the micro control store and nano control store for the data processor.

FIGS. 10A-10D illustrate the locations of the various microwords within the micro control store.

FIGS. 11A-11F illustrate the control store addresses to which each of the nanowords in the nano control store is responsive.

FIG. 12 is a key block which explains the microword blocks illustrated in FIGS. 13A-13CN.

FIG. 13 is a block diagram which illustrates the conditional branch logic unit used within the data processor for controlling conditional branches within the control store.

FIGS. 14A-14B illustrate circuitry for implementing the conditional branch logic unit shown in FIG. 14.

FIG. 15 is a block diagram illustrating the function of an ALU and Condition Code Control unit employed by the data processor for controlling the function of the ALU and controlling the setting of the condition codes.

FIG. 16 is an ALU control table which illustrates the operations which can be performed by the ALU within the execution unit.

FIG. 17 illustrates an ALU Function And Condition Code table having 15 rows and 5 columns which specify the ALU function and the manner in which the condition codes are to be controlled for various macroinstructions.

FIG. 18 is an ALU Function Control And Condition Code Decoder table which illustrates the relationship between the opcodes for various macroinstructions and the rows in the table shown in FIG. 18.

FIGS. 19A-19B illustrate PLA decoding structures responsive to the macroinstruction opcode bit fields for generating row selection lines in accordance with the table shown in FIG. 19.

FIGS. 20A-20B illustrate circuitry for implementing the 15-row by 5-column table shown in FIG. 18 for generating the control signals used to specify the ALU function and to control setting of the condition codes.

FIGS. 21A-21N and 21P-21U are tables which illustrate the A₁, A₂, and A₃ starting addresses generated by the instruction register sequence decoder for each of the macroinstructions.

DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

In FIG. 1, a simplified block diagram of a data processor is shown which employs a microprogrammed control structure to effect execution of macroinstructions received by the data processor. Instruction register 2 stores a macroinstruction received from a program memory. The stored macroinstruction is output by instruction register 2 to instruction decode block 4. Instruction decode block 4 derives information from the instruction such as a function to be performed by an arithmetic-logic unit (ALU) within execution unit block 6, as well as the registers which will provide data to the ALU and the registers which will store the results formed by the ALU. Instruction decode block 4 is also coupled to a control store block 8 which provides timing and control signals to execution unit 6.

The execution of a particular macroinstruction may require several execution unit time periods, or microcycles, such that various transfers and functions are performed by execution unit 6 during each of the execution unit time periods. The timing and control signals provided by control store block 8 insure that the proper transfers and operations occur during each of the execution unit time periods.

Structural Overview of Preferred Embodiment

In FIG. 2, a more detailed block diagram is shown while illustrates a preferred embodiment of the present invention. Instruction register 10 receives a macroinstruction from a program memory and stores this instruction. Instruction register 10 is coupled to control logic block 12 which extracts from the stored macroinstruction information which is static over the time period during which the stored macroinstruction is executed. Examples of macroinstruction static information are source and destination registers, ALU operation (addition, subtraction, multiplication, exclusive-OR), and immediate values contained within the instruction word such as address displacements and data constants.

Instruction register 10 is also coupled to instruction register sequence decoder block 14. In response to the macroinstruction stored by instruction register 10, instruction register sequence decoder 14 generates one or more starting addresses. Instruction register sequence decoder 14 is coupled to address selection block 16 for providing the one or more starting addresses. Line 17 couples the output of address selection block 16 to a control store which includes micro control store 18 and nano control store 20. In response to the address selected onto the line 17, nano control store 20 selects a nanoword which contains field-encoded control words for directing action in the execution unit. Nano control store 20 is coupled to control logic 12 which decodes the various fields in the nano control word in combination with the macroinstruction static information received directly from instruction register 10. The output of control logic 12 is coupled to execution unit 22 for controlling the various operations and data transfers which may be performed within execution unit 22.

Micro control store 18 is responsive to the selected address on line 17 for selecting a microword. Line 24 couples an output of micro control store 18 to address selection block 16 and to conditional branch control logic block 26. The selected microword contains information which generally determines the source of the next micro instruction address to be selected. The se-

lected microword may also provide the address of the next micro instruction.

Execution unit 22 stores various condition code flags which are set or reset depending upon the status of ALU operations such as positive/negative result, zero result, overflow, and carry-out. In the event that the selection of the next micro instruction address is dependent upon one or more of these condition code flags, the microword provide by micro control store 18 also includes information provided to conditional branch control logic 26 for specifying which of the condition code flags will be used to determine the selection of the next micro instruction. In some cases, the macroinstruction itself specifies the condition code flags which are to be used to select the next micro instruction (for example, a conditional branch macroinstruction such as branch on zero). For this reason, instruction register 10 is also coupled to conditional branch control logic 26. Execution unit 22 is coupled to conditional branch control logic 26 for providing the various condition code flags. Conditional branch control logic 26 is coupled to address selection block 16 for specifying a portion of the next micro instruction address.

Micro control store 18 has a second output which is coupled to line 28. The selected microword includes a function code field which specifies the function of the current micro instruction. Line 28 provides the function code field to peripheral devices external to the data processor for communicating information about the current micro instruction.

In general, instruction register sequence decoder 14 provides a starting address for micro control store 18 which then produces a sequence of addresses for the nano control store 20. The associated nanowords are decoded by the control logic 12 and mixed with timing information. The resulting signals generated by control logic 12 are used to drive control points in execution unit 22.

In FIG. 3, a simplified block diagram of execution unit 22 (in FIG. 2) is shown. The execution unit is a segmented two-bus structure divided into three sections by bidirectional bus couplers. The left-most segment contains the high order word for the address and data registers and a simple 16-bit arithmetic unit. The middle segment contains the low order word for the address registers and a simple 16-bit arithmetic unit. The right-most segment contains the low order word for the data registers and an arithmetic and logic unit. The execution unit also contains an address temporary register and a data temporary register, each of which is 32 bits wide. In addition there are also several other temporary registers and special function units which are not visible to a programmer.

With reference to FIG. 3, a first digital bus 10' and a second digital bus 12' have been labeled ADDRESS BUS DATA and DATA BUS DATA, respectively. A group of 16-bit data registers, illustrated by block 14', is coupled to digital buses 10' and 12' such that block 14' can provide a 16-bit data word to either digital bus 10' or digital bus 12'. Similarly block 14' may receive from either bus 10' or bus 12' a 16-bit data word which is to be stored in one of the registers. It is to be understood that each of the digital buses 10' and 12' is adapted for transmitting 16 bits of digital information. The 16-bit registers contained by block 14' comprise the least significant 16 bits of a corresponding plurality of 32-bit data registers.

Blocks 16' and 18' are also coupled to digital buses 10' and 12'. Block 16' contains special function units not directly available to the programmer. Among the special function units are a priority encoder, used to load and store multiple registers, and a decoder, used to perform bit manipulation. Block 18' contains an arithmetic and logic unit which receives a first 16-bit input from bus 10' and a second 16-bit input from bus 12' and generates a 16-bit result. The 16-bit result may then be transferred onto either bus 10' or bus 12'.

Also shown in FIG. 3 is a third digital bus 20' and a fourth digital bus 22'. Bus 20' and bus 22' have been labeled ADDRESS BUS LOW and DATA BUS LOW, respectively. Block 24' is coupled to both bus 20' and bus 22' and contains a plurality of 16-bit address registers. These registers comprise the least significant 16 bits of a corresponding plurality of 32-bit address registers. Block 24' can provide a 16-bit address word to either bus 20' or 22'. Similarly block 24' can receive a 16-bit address word from either bus 20' or bus 22' for storage in one of the 16-bit address registers.

Block 26' is also coupled to bus 20' and bus 22' and contains an arithmetic unit for performing computations. Block 26' can receive a first 16-bit input from bus 20' and a second 16-bit input from bus 22' and generates a 16-bit result. The 16-bit result produced by ARITHMETIC UNIT LOW 26' may be transferred onto bus 20' or onto bus 22'. ARITHMETIC UNIT LOW 26' also produced a carry-out signal (not shown) which may be used in computations involving the most significant 16 bits of a 32-bit address word. Although not shown in FIG. 3, a field translate unit (ftu) is also coupled to bus 20' and bus 22' and may be used to transfer digital information between the execution unit and other sections of the data processor. First and second bidirectional bus switches 28' and 30' are shown coupled between bus 10' and bus 20' and between bus 12' and bus 22', respectively.

Also shown in FIG. 3 is a fifth digital bus 32' and a sixth digital bus 34'. Bus 32' and bus 34' have been labeled ADDRESS BUS HIGH and DATA BUS HIGH, respectively. Block 36' is coupled to both bus 32' and bus 34' and contains a plurality of 16-bit address registers and another plurality of 16-bit data registers. The address registers within block 36' comprise the most significant 16 bits of the 32-bit address registers formed in conjunction with the registers contained by block 24'. The 16-bit data registers within block 36' comprise the most significant 16 bits of a plurality of 32-bit data registers formed in conjunction with the data registers contained by block 14'.

Block 38' is also coupled to bus 32' and bus 34' and contains an arithmetic unit for performing computations upon the most significant 16 bits of either address or data words. Block 38' receives a first 16-bit input from bus 32' and a second 16-bit input from bus 34' and generates a 16-bit result. The 16-bit result produced by ARITHMETIC UNIT HIGH 38' may be transferred onto bus 32' or bus 34'. As previously mentioned, ARITHMETIC UNIT HIGH 38' can be responsive to a carry out produced by block 26' such that a carry out from the least significant 16 bits is considered a carry in to the most significant 16 bits. Third and fourth bidirectional bus switches 40' and 42' are shown coupled between bus 32' and bus 20' and between bus 34' and bus 22', respectively.

Thus it may be seen that the register file for the data processor is divided into three sections. Two general

buses (ADDRESS BUS, DATA BUS) connect all of the words in the register file. The register file sections (HIGH, LOW, DATA) are either isolated or concatenated using the bidirectional bus switches. This permits general register transfer operations across register sections. A limited arithmetic unit is located in the HIGH and LOW sections, and a general capability arithmetic and logical unit is located in the DATA section. This allows address and data calculations to occur simultaneously. For example, it is possible to do a register-to-register word addition concurrently with a program counter increment (the program counter is located adjacent to the address register words, and carry out from the ARITHMETIC UNIT LOW 26' is provided as carry in to ARITHMETIC UNIT HIGH 38'). Further details of the execution unit are set forth in co-pending application "Execution Unit For Data Processor Using Segmented Bus Structure" bearing Ser. No. 961,798, filed Nov. 17, 1978, invented by Gunter et al and assigned to the assignee of the present invention, which is hereby incorporated by reference.

In FIG. 4, a detailed block diagram is shown of the data processor generally illustrated in FIG. 2. A bidirectional external data bus 44 is a 16-bit bus to which the data processor is coupled for transmitting data to and receiving data from peripheral devices. The data processor includes data buffers 46 coupled between external data bus 44 and execution unit 22 for transferring data between the execution unit and the external data bus. Execution unit 22 includes drivers and decoders which are shown generally along the periphery of execution unit 22. Execution unit 22 is also coupled to address buffers 48 which are in turn coupled to external address bus 50. An address provided by execution unit 22 to external address bus 50 typically specifies the location from which the data on bus 44 was read or the location to which the data on bus 46 is to be written. In the preferred embodiment, external address bus 50 is 24-bits wide such that a memory addressing range of more than 16 mega-bytes is provided.

External data bus 44 is also coupled to the input of 16-bit IRC register 52. The output of IRC register 52 is coupled to the input of 16-bit IR register 54. The output of IR register 54 is coupled to the input of 16-bit IRD register 56. Also coupled to the output of IR register 54 are the inputs to block 58 (ADDRESS 1 DECODER) and block 60 (ADDRESS $\frac{1}{2}$ DECODER) as well as the input to block 62 (ILLEGAL INSTRUCTION DECODER). The use of IRC register 52, IR register 54, and IRD register 56 allows the data processor to operate in a pipelined manner; IRC register 52 stores the next macroinstruction, and IR register 54 stores the macroinstruction currently being decoded, while IRD register 56 stores the macroinstruction currently being executed. The output of block 58 is coupled to the A₁ input of address selector 64. A first output of block 60 is coupled to the A₂ input of address selector 64 and a second output of block 60 is coupled to the A₃ input of address selector 64. The output signals provided by block 58 and block 60 are microroutine starting addresses associated with a macroinstruction stored by IR register 54 as will be later explained in further detail.

The output of Illegal Instruction Decoder 62 is coupled to exception logic block 66. Also coupled to block 66 are block 68 (BUS I/O LOGIC) and block 70, (INTERRUPT AND EXCEPTION CONTROL). A first output of exception logic block 66 is coupled by line 71 to the A₀ input of address selector 64 for providing a

special microroutine starting address. A second output of exception block 66 is coupled by line 71' (A₀S) to another input of address selector 64 for providing a second special microroutine starting address. Two additional outputs of exception logic block 66, A₀SUB and A₀SUBI, respectively, are also coupled to address selector 64.

The output of address selector 64 is coupled to the input of micro ROM 72 and the input of nano ROM 73 for providing a selected address. The output of micro ROM 72 is coupled to micro ROM output latch 74 which stores the microword selected by micro ROM 72 in response to the address selected by address selector 64. The output of micro ROM output latch 74 is coupled to address selector 64 by lines 76 and 78 and to branch control unit 80 by line 82. Line 76 can provide a direct branch address as an input to address selector 64 while line 78 can specify to address selector 64 the source of the next address to be selected. In the event of a conditional branch, line 82 specifies the manner in which branch control unit 80 is to operate. Branch control unit 80 is also coupled to address selector 64 in order to modify the selection of the next micro/nano store address in order to accomplish conditional branching in a microroutine, as will be further explained hereinafter.

IRD register 56 has an output coupled to branch control unit 80 for supplying branch control information directly from a macroinstruction word. Branch control unit 80 is also coupled to an output of ALU AND CONDITION CODE CONTROL block 84 for receiving various condition code flags. PSW register 86 is coupled to block 84 and stores several of the condition code flags. Execution unit 22 is also coupled to block 84 for supplying other condition code flags.

Still referring to FIG. 4, nano ROM 73 is coupled to nano ROM output latch 88 for supplying a nanoword associated with the address selected by address selector 64. Various bit fields of the nanoword stored by latch 88 are used to control various portions of execution unit 22. Line 90 is coupled directly from latch 88 to execution unit 22 for controlling such functions as transferring data and addresses between the execution unit 22 and external buses 44 and 50. Line 92 is coupled from latch 88 to register control block 94. IRD register 56 is also coupled to register control block 94. Bit fields within IRD register 56 specify one or more registers (source, destination) which are to be used in order to implement the current macroinstruction. On the other hand, bit fields derived from latch 88 and supplied by line 92 specify the proper micro cycle during which source and destination registers are to be enabled. The output of block 94 is coupled to execution unit 22 for controlling the registers located in the HIGH section of the execution unit (block 36' in FIG. 3). In a similar manner, register control block 96 also has inputs coupled to latch 88 and IRD register 56 and is coupled to execution unit 22 for controlling the registers located in the LOW and DATA sections of the execution unit.

Line 98 couples latch 88 to AU control block 100 for supplying a bit field extracted from the nano word. Block 100 is also coupled to IRD register 56. Bit fields in the macroinstruction stored by IRD register 56 specify an operation to be performed by the ARITHMETIC UNIT HIGH and ARITHMETIC UNIT LOW in execution unit 22 (block 38' in FIG. 3). Information supplied by line 98 specifies the proper micro cycle during which the inputs and outputs of the ARITHMETIC

UNIT HIGH and ARITHMETIC UNIT LOW are enabled. The output of AU control block 100 is coupled to execution unit 22 for controlling the arithmetic units in the HIGH and LOW sections.

Line 102 couples latch 88 to ALU AND CONDITION CODE CONTROL block 84. IRD register 56 is also coupled to block 84. Bit fields derived from the macroinstruction stored in IRD register 56 indicate the type of operation to be performed by the ALU in execution unit 22. Bit fields derived from the nanoword stored in latch 88 specify the proper micro cycles during which the input and outputs of the ALU are to be enabled. An output of block 84 is coupled to execution unit 22 for controlling the ALU. Block 84 also provides an output to PSW register 86 for controlling the condition code flags stored therein.

Line 104 couples latch 88 to FIELD TRANSLATION UNIT 106. IRD register 56 is also coupled to FIELD TRANSLATION UNIT 106. Also coupled to FIELD TRANSLATION UNIT 106 are PSW register 86 and special status word (SSW) register 108. PSW register 86 stores information such as the current priority level of the data processor for determining which interrupts will be acknowledged. PSW register 86 also specifies whether or not the processor is in the TRACE mode of operation and whether the processor is currently in a supervisor or user mode. SSW register 108 is used to monitor the status of the data processor and is useful for recovering from error conditions. FIELD TRANSLATION UNIT 106 can extract a bit field from the macroinstruction stored in IRD register 56 for use by the execution unit such as supplying an offset which is to be combined with an index register. FTU 106 can also supply bit fields extracted from PSW register 86 and SSW register 108 to the execution unit 22. FTU 106 can also be used to transfer a result from execution unit 22 into PSW register 86.

INSTRUCTION REGISTER SEQUENCE DECODER

In FIG. 5, a portion of FIG. 4 which includes an Instruction Register Sequence Decoder has been expanded in greater detail. Blocks in FIG. 5 which correspond to those already shown in FIG. 4 have been identified with identical reference numerals. Blocks 58, 60, and 66 are included within dashed block 110 which forms the Instruction Register Sequence Decoder. Instruction Register 54 (IR) receives a macroinstruction from a program memory via bus 44 and IRC register 52 and stores this instruction. The output of IR register 54 is coupled to illegal instruction decoder 62 which detects invalid macroinstruction formats. The output of IR register 54 is also coupled to an ADDRESS 1 DECODER 58 and ADDRESS 1/2 DECODER 60. Decoders 58 and 60 are programmed logic array (PLA) structures in the preferred embodiment. PLA structures are well known by those skilled in the art. For example, see "PLAs Enhance Digital Processor Speed and Cut Component Count," by George Reyling, Electronics, August 8, 1974, p. 109. In response to the macro instruction stored by register 54, decoder 58 provides a first starting address at an output A₁ which is coupled to multiplexer 112.

Exception logic block 66 is coupled to the output of illegal instruction decoder 62, the output of BUS I/O logic block 68 and the output of interrupt and exception block 70. BUS I/O logic block 68 is used to detect bus and address errors. A bus error may indicate to the data

processor that a peripheral device (e.g., a memory) addressed by the data processor has not responded within an allowable period of time. An address error may indicate that an illegal address has been placed on the external address bus.

Interrupt and exception block 70 indicates such things as the occurrence of interrupts, the occurrence of a reset condition, and a trace mode of operation. An interrupt condition may occur when a peripheral device indicates that it is ready to transmit data to the data processor. The reset condition may indicate that the power supply to the data processor has just been activated such that internal registers must be reset or that a reset button has been depressed in order to recover from a system failure. A trace mode of operation may indicate that a tracing routine is to be performed after the execution of each macroinstruction in order to facilitate instruction-by-instruction tracing of a program being debugged.

Illegal instruction decode block 62 indicates illegal macroinstruction formats as well as privilege violations. An illegal instruction format is one to which the data processor is not designed to respond. The privilege violation condition refers to a feature of the data processor which allows operation in supervisor and user modes. Certain instructions may be executed only when the data processor is in a supervisor mode, and the privilege violation condition arises upon the attempted execution of one of these special instructions while in the user mode of operation.

All of the above mentioned special conditions require that the data processor temporarily stop executing macroinstructions in order to execute special microinstruction routines for dealing with the occurrence of the particular special condition. If some of the special conditions (e.g., interrupt, trace) arise, the data processor proceeds normally until it reaches the next instruction boundary, i.e., the processor completes the execution of the current macroinstruction prior to branching to the special microinstruction routine. However, when other special conditions (e.g., address error, bus error, reset) arise, the data processor immediately branches to one of the special microinstruction routines without completing the current macroinstruction, since the occurrence of the special condition may prevent successful execution of the current macroinstruction.

Still referring to FIG. 5, exception logic block 66 includes an output A_0 which is coupled over line 71 to multiplexer 112 for supplying a special microroutine starting address. Exception logic block 66 also includes output A_0SUB which is coupled to multiplexer 112 for determining whether starting address A_0 or starting address A_1 is to be selected as the output of multiplexer 112. Starting address A_0 is selected upon the occurrence of special conditions of the type which await the completion of the execution of the current macroinstruction before causing control to be transferred to the special microinstruction routine.

The output of multiplexer 112 is coupled to the A_1/A_0 input of multiplexer 114. Decoder 60, in response to the macroinstruction stored by register 54, provides second and third starting addresses at output A_2 and A_3 which are coupled to the A_2 and A_3 inputs of multiplexer 114, respectively. Multiplexer 114 also includes a BA input which is coupled to line 116 for receiving a branch address from the micro ROM. Each of the addresses received by multiplexer 114 is 10-bits wide.

The output of multiplexer 114 provides a selected address having 10-bits and is coupled to a first input of multiplexer 117 for supplying two of the ten output bits. The output of multiplexer 114 is also coupled to a first input of multiplexer 118 for supplying the other eight bits of the selected address directly to multiplexer 118. Branch control logic 80 is coupled to a second input of multiplexer 117 for supplying two branch bits. The output of multiplexer 117 is coupled to multiplexer 118 for supplying two selected bits to be used in conjunction with the eight bits supplied directly from multiplexer 114, thereby allowing for a four-way branch.

Exception logic 66 includes an output A_0S which is coupled to a second input of multiplexer 118 for supplying a second special microroutine starting address. Exception logic 66 also includes an output A_0SUBI which is coupled to the control input of multiplexer 118 and which causes special address A_0S to be selected at the output of multiplexer 118 in the event that an address error, bus error, or reset condition has been detected. In the absence of such a condition, multiplexer 118 provides at its output the address selected by multiplexer 114 in combination with multiplexer 117. The output of multiplexer 118 is coupled to the address input ports of the micro ROM and nano ROM (72, 73 in FIG. 4).

FIG. 5 also includes three conductors 120, 122, and 124 which are coupled to the output of the micro ROM latch (latch 74 in FIG. 4), each of the conductors receiving a bit in the selected micro word. Conductor 120 is coupled to a control input of multiplexer 117 for indicating a conditional branch point in the micro instruction routine. Conductors 120, 122, and 124 are coupled to decoder 126, and the output of decoder 126 is coupled to a control input of multiplexer 114 for causing the proper address to be selected at the output of multiplexer 114. The relationship between the microword bits conducted by conductors 120, 122, and 124 and the address selected by multiplexers 114 and 117 will be described in further detail hereinafter. It will be sufficient to realize at this point that the signals conducted by conductors 120, 122, and 124, and the address conducted by line 116 are all derived from the microword addressed during the previous micro cycle.

In order to understand the advantages provided by the instruction register sequence decoder, it will be helpful to describe the various types of macroinstructions which can be executed by the data processor illustrated in FIG. 2. In FIG. 6, three different types of macroinstruction formats are illustrated (I, II, III). Instruction I is a register-to-register type instruction in which bits 0, 1, and 2 specify a source register (R_Y) and bits 9, 10, and 11 specify a destination register (R_X). The remainder of the bits in the 16-bit instruction word identify the type of operation to be performed (add, subtract, etc.) and identify this instruction as one which uses register-to-register type addressing.

In instruction format II, bits 0 through 5 are an effective address field or simply an effective address (EA). The EA is composed of two 3-bit subfields which are the mode specification field and the register specification field. In general, the register specification field selects a particular register; the mode specification field determines whether the selected register is an address register or a data register and also specifies the manner in which the address of the desired operand is to be computed based upon the specified register. For a typical type II instruction, the EA field specifies the source operand, while bits 9, 10, and 11 specify one of the

internal registers as the destination operand. The remainder of the bits in the 16-bit instruction specify the type of operation to be performed and indicate that this instruction is a type II instruction.

In type III instructions, the instruction may be composed of two or more 16-bit words wherein bits 0 through 5 of the first 16-bit word specify the effective address of a destination operand as previously described for type II instructions. However, the remainder of the bits in the first word of type III instructions indicate that the instruction includes a second 16-bit word which contains the data to be used in conjunction with the destination operand in order to perform the operation. Type III instructions use effective addressing to obtain the destination operand and so-called "immediate addressing" to obtain a second operand which is stored in a memory location immediately following the memory location from which the first word of the instruction was obtained.

In order to execute type I instructions, the data processor can immediately begin performing a microinstruction routine specifically designed to execute the type of operation indicated by the instruction word, since the operands are already contained by internal registers of the data processor. For type II instructions, however, a generalized effective address microinstruction routine must be performed in order to access the operand referenced by the EA field prior to executing a specific microinstruction routine used to perform the operation indicated by the macroinstruction. For immediate-type instructions, a pre-fetch operation results in the immediate operand being stored in both IRC register 52 and in a data bus input latch located within DATA BUFFERS block 46 (see FIG. 4). Thus, in type III instructions, a first generalized microinstruction routine must be performed in order to transfer the immediate operand from the data bus input latch to a temporary register in the execution unit and in order to repeat the pre-fetch operation such that the next macroinstruction is loaded into IRC register 52. Then, the generalized routine described with regard to type II instructions must be performed in order to obtain the operand referenced by the EA field. Finally, after the EA microinstruction routine has been completed, a specific microinstruction routine must be executed in order to perform the operation indicated by the first word of the instruction. The effective address microinstruction routines can be generalized because all type II and type III instructions use the same EA format. Similarly, the immediate addressing microinstruction routine can be generalized because all type III instructions access immediate operands in the same manner.

With reference to FIG. 5, the operation of decoder 58 and 60 and exception logic 66 within the instruction register sequence decoder 110 will be described by referring to FIGS. 7A, 7B, 7C and 7D. In normal operation, multiplexer 114 chooses starting address A_1/A_0 to point to the first microinstruction routine required to execute the macroinstruction presently stored in IR register 54. Starting address A_1/A_0 is selected at instruction boundaries because the very last microinstruction performed during the execution of the previous macroinstruction indicates, by way of decoder 126, that A_1 should be selected as the next starting address.

In the event that a special condition arises during the execution of a macroinstruction, exception logic 66 enables the A_0 SUB output such that the multiplexer 112 will substitute starting address A_0 in place of starting

address A_1 when execution of the current macroinstruction is completed. Some of the special conditions require initiation of a special microinstruction routine without waiting for the execution of the previous macroinstruction to be completed. In this case, exception logic 66 enables the A_0 SUB output which immediately causes starting address A_0 S on line 71' to be selected by multiplexer 118 as the next address for the micro control store in order to cause a branch to a special microinstruction routine.

As shown in FIG. 7A, starting addresses A_0 and A_0 S reference one of several special microinstruction routines in order to deal with the specific special condition that has arisen. A common feature of each of the special microinstruction routines is that the last microword in each routine causes the signals conducted by conductors 120, 122, and 124 in FIG. 5 to specify to multiplexer 114 that starting address A_1 is the next address to be input to the micro control store.

As is shown in FIG. 7B, starting address A_1 may reference a generalized immediate routine, a generalized effective address routine, or a specific operation routine depending upon the type of instruction presently stored in the instruction register. Each of these routines accomplishes a separate function, and the transfer of control from one routine to another may be referred to as functional branching. For example, starting address A_1 will reference a specific operation routine if the instruction register has stored a type I instruction (see FIG. 6). In this event, the A_2 and A_3 addresses output by A_2/A_3 decoder 60 in FIG. 5 are "don't care" conditions, which simplifies the PLA structure used to implement the decoder. Starting address A_1 will reference an effective address routine or an immediate routine if the instruction stored by the instruction register is a type II instruction or a type III instruction, respectively. In addition to performing the desired operation, each of the specific operation routines is effective to transfer a prefetched macroinstruction word from IRC register 52 to IR register 54 and to fetch a subsequent macroinstruction word and store it in IRC register 52. The macroinstruction word is prefetched far enough in advance to ensure that the starting addresses output from A_1 and A_2/A_3 decoders 58 and 60 are valid at the appropriate time. In addition, the last microword in each of the specific operation routines specifies that starting address A_1 is to be selected as the next address input to the micro control store. Each of the effective address routines concludes with a microword which specifies that starting address A_3 is to be selected as the next address. Starting address A_3 always points to a specific operation routine, as is shown in FIG. 7D. The last microword in all immediate routines causes starting address A_2 to be selected as the next address.

As is shown in FIG. 7C, starting address A_2 may reference either an effective address routine or a specific operation routine. A type III instruction (see FIG. 6) would result in starting address A_2 causing a branch to an effective address routine. Although not shown in FIG. 6, another type of instruction may require immediate addressing without also including an effective address field. For this type of instruction, starting address A_2 would reference a specific operation routine.

Thus, in order to execute a type III instruction, starting address A_1 is selected first which initiates a generalized microinstruction routine for processing an immediate operand. The last microword in the immediate microinstruction selects A_2 as the next starting address which

causes a direct branch to an effective address microroutine for acquiring a second operand. At the completion of the effective address routine, starting address A_3 is selected which causes a direct branch to a microinstruction routine for performing the desired operation and for transferring the next macroinstruction into the instruction register. At the completion of the specific operation routine, starting address A_1 is selected in order to begin execution of the next macroinstruction.

In Appendix F, all of the macroinstructions which are performed by the preferred embodiment of the data processor are described. In Appendix G, a breakdown of the op-codes is listed for all of the macroinstructions listed in Appendix F. FIGS. 22A-22N and 22P-22U tabulate the starting addresses A_1 , A_2 , and A_3 for each macroinstruction op-code. The starting addresses tabulated in FIGS. 22A-22N and 22P-22U are given in terms of the label of the microword addressed. The microword labels are tabulated in Appendix A. In FIGS. 22A-22N and 22P-22U, the 4-bit code in the upper left corner corresponds to bits 15-12 of the macroinstruction. The 6-bit code to the right of each row corresponds to bits 11-6 of the macroinstruction. The 6-bit code at the bottom of each column corresponds to bits 5-0 of the macroinstruction. The columns generally correspond to the various addressing modes for each macroinstruction. RYD and RYA indicate that the operand is the contents of the designated address or data register. (RYA) indicates that the address of the operand is in the designated address register. (RYA)+ and -(RYA) indicate a post-increment and pre-decrement mode wherein the designated address register is either incremented after or decremented before the operand address is used. (RYA)+ d_{16} and (RYA)+(X)+ d_8 refer to adding a 16-bit displacement to the designated address register in order to specify the operand address or adding an index register and an 8-bit displacement to the designated address register in order to satisfy the operand address. ABSW and ABSL indicate that the operand address is either the 16-bit word or 32-bit double-word which follows the first word of the macroinstruction in the program memory. (PC)+ d_{16} and (PC)+(X)+ d_8 indicate that the operand address is either the contents of the program counter plus a 16-bit displacement or the contents of the program counter plus an index register plus an 8-bit displacement. The column labeled "#" specifies that the operand is an immediate value which may be a 16-bit word or a 32-bit double-word which follows the first word of the macroinstruction in the program memory.

TWO-LEVEL MICROPROGRAMMED CONTROL UNIT

In FIG. 4, a two-level microprogrammed control unit is illustrated which includes micro ROM 72 and nano ROM 73. The micro ROM is used to direct sequencing in the control unit. Micro ROM 72 in FIG. 4 contains 544 microwords each having 17 bits. The micro ROM is addressed by the 10-bit output of address selection block 64 such that up to 1024 microwords could be addressed. However, the preferred embodiment of the data processor requires only 544 microwords. The microwords are arranged in either of two formats which are illustrated in FIG. 8. Format I in FIG. 8 is the format for all types of microwords other than those which allow conditional branching, while format II is the format for microwords which provide conditional branching. In format I, bit 1 is a "0", while in format II,

bit 1 is a "1" such that bit 1 distinguishes the two possible formats. For conditional branch type microwords (format II), bits 2 thru 6 comprise a conditional branch choice field (CBC) and specify one of 32 possible branch conditions. Also in conditional branch type microwords, bits 7 thru 14 comprise a next micro ROM base address (NMBA) for the micro and nano control stores. As will be explained hereinafter, the 8-bit NMBA field is augmented by 2 additional bits supplied by branch control logic in order to specify the next address for the control stores.

For microwords having format I, bits 2 and 3 comprise a type field (TY) which specifies the source of the next address for the control stores. The address is selected either from one of the 3 possible addresses provided by the instruction register sequence decoder or from a direct branch address provided by bits 5 thru 14 of the microword which comprise a 10-bit next micro ROM address field (NMA). Referring briefly to FIG. 5, the NMA and NMBA bit fields are supplied by line 116 to the BA input of multiplexer 114. Conductors 120, 122 and 124 couple bits 1, 2, and 3, respectively, to decoder 126 such that the proper source is selected by multiplexer 114 as the next address. The selection of the source of the next address is determined by the TY field according to the table shown below.

TY (type)	bit 3	bit 2	abbrev	source
	0	0	db	NMA
	0	1	al	Address 1
	1	0	a2	Address 2
	1	1	a3	Address 3

Fields common to both microword formats are the function code field (FC), comprised by bits 15 and 16, and the load instruction field (I), corresponding to bit 0. The FC field specifies the function of the current microinstruction for peripheral devices external to the data processor. The significance of the FC field is indicated in the table below.

FC (function code)	bit 16	bit 15	abbrev	operation
	0	0	n	No Access
	0	0	u	Unknown Access Type
	0	1	d	Data Access
	1	0	i	Instruction Access
	1	1	a	Interrupt Acknowledge

The I field (bit 0) is used to specify the micro cycle during which the instruction register is to be updated. When bit 0 is a "1", then the output of IRC register 52 is enabled into IR register 54 (see FIG. 4). Generally, this transfer is not made until the execution of the macroinstruction has proceeded into an operation type microroutine (FIGS. 7a-7d) such that the instruction register sequence decoder can begin to generate starting addresses for the next macroinstruction to be executed.

For microwords of the type having format II, bit 4 is included in the CBC field for selecting the appropriate branch condition. However, for microwords of the type having format I, bit 4 is not included in any of the previously described bit fields. In the preferred embodiment of the data processor, bit 4 is used in conjunction with bit 0 to control not only the loading of the instruction register but also the updating of a trap vector number (TVN) encoder. Referring briefly to FIG. 5, exception

logic block 66 includes a series of latches for storing the status of the various special conditions such as interrupt pending, trace pending, address error, etc. The outputs of these latches are coupled to a decoder which generates the A₀ and A₀S starting addresses. Two different latch enable signals are provided for independently latching two groups of these latches. The first group of latches monitors the special conditions which do not await an instruction boundary before diverting control in the micro ROM. The second group of latches monitors the remainder of the special conditions. To update the TVN encoder, both groups of latches are clocked such that the output of each of these latches corresponds to the signals presented to the inputs of these latches. To partially update the TVN encoder, only one of the two clock enable signals is pulsed such that only those latches coupled to this clock enable signal are allowed to take note of signals currently presented to their inputs. For microwords of the type having format I, the loading of the instruction register and the updating of the TVN encoder are specified according to the table shown below.

C,I	bit 4	bit 0	abbrev	result
0	0	db		update neither IR nor TVN
0	1	dbi		IRC to IR, update TVN
1	0	dbc		IRC to IR, don't update TVN
1	1	dbi		IRC to IR, partially update TVN

The 544 microwords stored in the micro ROM are tabulated in appendix A which follows the detailed description of the invention. The table in appendix A lists for each micro word a LABEL, the corresponding function code (FC), the associated next micro control store address (NMA) for direct branch type microwords, a TYPE for selecting the source of the next address, and a conditional branch choice (CBC) for conditional branch type microwords. Also indicated in this table under the column entitled ORIGIN are instances where a microword is associated with the same nanoword in the nano control store as is a previously listed microword. The table further includes a column entitled ROW which indicates those microwords which are destinations of conditional branch type microwords. The placement of these microwords, which serve as destinations for conditional branches, is restricted since the branch address is comprised of an 8-bit base address plus a 2-bit branch field generated by branch control logic. Thus, two microwords which serve as alternate destinations for a particular conditional branch type microword must be placed in the same logical row of the micro ROM. The table also includes a column entitled DESTINATIONS which lists the microwords which are potential destinations for each of the conditional branch type microwords.

As is shown in FIG. 4, the nano control store, or nano ROM, is addressed by the same address which is used to address the micro control store, or micro ROM. Access in the nano control store is either to a single word or a logical row of words (with subsequent conditional selection of a single word in that row). Access to the nano control store is concurrent with access to the micro control store. However, while there is a one-to-one mapping in the micro control store between addresses and unique microwords, there is a many-to-one mapping of control store addresses to unique nanowords. It

is possible therefore for several unique microwords to share the same nanoword.

A nanoword consists of fields of functionally encoded control signals which are decoded by the control logic (block 12 in FIG. 2) to drive the control points in the execution unit for operation of bus switches, source and destination registers, temporary locations, special function units, and input/output devices. In the data processor constructed according to the preferred embodiment of the invention, each nanoword is 68 bits wide and is decoded to drive approximately 180 control points within the execution unit. The number of unique nanowords in the nano control store is 336, while the number of unique microwords in the micro control store is 544.

Since each nanoword is uniquely specified by its address, it would be possible to directly decode addresses to the nano control store in order to generate control words. This would eliminate the need for the nano control store but would greatly increase the amount of decoding logic in control block 12 of FIG. 2. At the other extreme, each control point could have an associated bit in the nanoword and no decoding of the nanoword would be necessary at all. In practice, some chip area between the control store and the execution unit must be allocated to combine timing information and to align control word outputs with associated control points within the execution unit. It is possible to provide about three gate levels of decoding in this chip area at very little cost. The control word in the preferred embodiment of the data processor is field-encoded in a manner which permits functional definition of fields and relatively simple decoding.

Minimization of the number of unique control words, or nano words, is facilitated by moving operands and addresses into temporary locations early in the instruction routine. This tends to make later cycles in different instructions look more alike. Instruction set design and programming of the control unit also influence the number of nanowords. Additionally, there is a trade-off between execution efficiency and the number of unique nanowords required. The more time allowed for execution, the better the chance of making various instructions look alike.

In FIG. 9, circuitry is illustrated for constructing a control store having a micro ROM and a nano ROM which are addressed simultaneously by the same address. For the purpose of simplifying the illustration, the control store in FIG. 9 receives a 3-bit address which accesses a 6-bit microword in the micro ROM and an 8-bit nanoword in the nano ROM. Three address bits (A₀, A₁, A₂) are received by conductors 128, 129, and 130 which are coupled to address conductors 131, 132, and 133, respectively. Conductors 128, 129, and 130 are also coupled to the inputs of inverters 134, 135, and 136, respectively. The output of inverter 134, the output of inverter 135, and the output of inverter 136 is each coupled to address conductor 137, 138, and 139, respectively. The micro ROM includes eight word lines (140-147) which are labeled M0 through M7 in FIG. 9. Similarly, the nano ROM includes 4 word lines (148-151) which are labeled N0 thru N3. A micro ROM word line decoder is formed at the intersection of address conductors 131-133 and 137-139 and micro ROM word lines 140-147. At particular intersections of an address conductor and a word line, a bubble is illustrated such as that shown at the intersection of address conductor 139 and word line 147. The expanded draw-

ing of the bubble at this intersection shown in FIG. 9 illustrates that a MOSFET is coupled between the word line and ground such that the word line is grounded when the address conductor is enabled. A plurality of microword columns designated generally at 152, and including column 153, intersects the micro ROM word lines 140-147 for generating a micro ROM output word. At particular intersections of the microword columns and word lines, a bubble is indicated such as that shown at the intersection of word line 146 and column 153. The expanded drawing of the bubble corresponding to this intersection illustrated in FIG. 9 indicates that a MOSFET is coupled between column 153 and ground for causing the column to be grounded when the word line is selected.

Similarly, in the nano ROM, the intersection of address conductors 131-133 and 137-139 with nano ROM word lines 148-151 forms a nano ROM word line decoder. A plurality of columns designated generally 154 intersects the nano ROM word lines for generating a nano ROM output word.

The micro ROM and nano ROM word line decoders in FIG. 9 are constructed such that the selection of word line 140 (M0) in the micro ROM also causes the selection of word line 148 (N0) in the nano ROM. Similarly, the selection of word line 141 (M1) causes the selection of word line 149 (N1). However, the selection of either word line 142 or word line 143 (M2, M3) in the micro ROM will cause word line 150 (N2) to be selected in the nano ROM. Also, the selection of any of word lines 144, 145, 146, and 147 (M4-M7) in the micro ROM will cause word line 151 (N3) to be selected in the nano ROM.

To summarize the operation of the circuitry in FIG. 9, the same address is presented to the decoders of both the micro ROM and the nano ROM. For any input address, there will be no more than one word line in each ROM which remains high. The line which remains high will cause the appropriate output value to be generated as the micro ROM output word and the nano ROM output word according to the coding at the intersection of the selected word line and the output columns. Each word line in the micro ROM is represented by only one input address. Each word line in the nano ROM however may represent one, two, or four possible different input addresses. In the preferred embodiment of the data processor, a word line in the nano ROM may represent as many as eight different input addresses. Each of the word lines in the micro ROM has a corresponding word line in the nano ROM. However, the number of bits in the microword generated by the micro ROM is completely independent from the number bits in the nanoword generated by the nano ROM. It is this feature which results in an overall reduction in the size of the control store.

In FIGS. 10A-10D, the location of each microword within the micro ROM is illustrated. Each of the microword labels listed in Appendix A is shown at a particular address within FIGS. 10A-10D. Slightly fewer than half of the locations are blank since only 544 of the possible 1,024 locations are used in the preferred embodiment.

In FIGS. 11A-11F, the location of each of the nanowords within the nano ROM is illustrated. The label used for each of the nanowords is the same as the label associated with a microword at a corresponding address within the micro ROM. As an example, assume that the current micro control store address (A9-A0) is the

10-bit code 01 11 10 00 10. This address references the location labeled ablwl in the micro ROM as is shown in FIG. 10B. This same address references the location labeled ablwl in the nano ROM as shown in FIG. 11D. As is indicated in the column labeled ORIGIN in Appendix A, other microwords which refer to the same nanoword location include abll1, ralwl, rall1, jsal1, jmal1, paal1, and unlkl2.

In FIG. 12, a block is illustrated which may serve as a key for interpreting the microword blocks illustrated in FIGS. 13A-13CN. The portion of the key block labeled MICROROM ADDRESS in FIG. 12 is a hexadecimal number corresponding to the 10-bit address in the micro ROM where the particular microword is located. The portions of the key block labeled MICRO WORD LABEL and ORIGIN correspond to the identification of each microword used in Appendix A. The portion of the key block labeled NEXT MICROROM ADDRESS specifies how the next micro control store address is to be selected, whether a branch will be direct or conditional, and whether the instruction register and trap vector number (TVN) encoder will be updated. The key to the coding used in this portion of the key block is given below.

NEXT MICROROM ADDRESS	
Key	Meaning
a1	starting address A ₁
a2	starting address A ₂
a3	starting address A ₃
bc	conditional branch
bci	conditional branch, (IRC) IR
db	direct branch
dbc	direct branch, (IRC)→IR, update TVN
dbi	direct branch, (IRC)→IR
dbl	direct branch, (IRC)→IR, partially update TVN

The portion of the key block labeled ACCESS LABEL is used to convey information about the access class, access mode, and access type for each microword block. The first character in the access label can be one of four types as explained in the table below.

ACCESS CLASS	
character	meaning
i	initiate
f	finish
n	no access
t	total

Initiate indicates that the data processor has begun an external access operation during the current microcycle but that the data processor need not wait for the external access operation to be completed before proceeding to the next microword block. Finish indicates that an access was initiated on a previous microcycle and that the external access operation must be completed during the current microcycle. No access indicates that an access operation is not pending during the current microcycle. Total indicates that the data processor must both initiate and finish an access to an external device during the current microcycle. The data processor includes circuitry (not shown) for interfacing the data processor to external devices. This circuitry is designed to transmit and receive handshake signals which allow the data processor to recognize the completion of an access operation. This circuitry inhibits the data proces-

sor from proceeding to the next microcycle for the finish and total access classes until the access operation has been successfully completed.

The second character in the access label can be one of three characters shown below.

ACCESS MODE	
character	meaning
p	process only
r	read
w	write

Process only indicates that no access is pending during the current microcycle. Read and write indicate whether the data processor is to receive or transmit information during the external access operation.

The remaining two characters of the access label correspond to the access type according to the table below.

ACCESS TYPE	
characters	meaning
ak	interrupt acknowledge
im	immediate
in	instruction
ix	immediate or instruction
op	operand
uk	unknown

Interrupt acknowledge indicates that the current external access operation is to obtain a vector number from an external peripheral device which has interrupted the data processor. Immediate and instruction indicate that the external access operation pending during the current microcycle is to obtain an immediate word or instruction word, respectively. The "ix" designation indicates that the word being accessed during the current microcycle is either an immediate word or an instruction word since the particular microword block may be encountered in either of these circumstances. Operand indicates that the pending external access operation involves data being read by or written from the data processor. The designation unknown indicates that it can not be determined whether the pending external access operation involves an immediate word, an instruction word, or an operand word. It should be realized by those skilled in the art that from the information contained within the access label, the function code (FC) field, shown as bits 15 and 16 in FIG. 8, is determined.

The portion of the key block in FIG. 12 labeled REGISTER POINTERS is a 4-character key which specifies the destination and source registers in the execution unit which are enabled during the current microcycle. The first two characters are one of the six possibilities listed below.

DESTINATION REGISTER DECODE	
characters	meaning
dt	data temporary register
dx	don't care
rx	r _x field in macroinstruction
sp	user or supervisor stack pointer
uk	unknown
us	user stack pointer

Similarly, the third and fourth characters in the REGISTER POINTERS key designate the source register which can be one of the six possibilities listed below.

SOURCE REGISTER DECODE	
characters	meaning
dt	data temporary register
dy	don't care
pc	program counter
ry	Ry field in macroinstruction
py	program counter or Ry field
uk	unknown

The significance of the portion of the key block in FIG. 12 labeled ALU FUNCTION will be explained hereinafter. The largest portion of the key block is labeled NANOWORD CONTENT which indicates the transfers of information which are enabled within the execution unit during each microcycle. For those microword blocks in which the microword label is not the same as the origin, the execution unit transfers enabled by the nanoword will be the same as those listed for the microword block which is deemed to be the origin. The abbreviations used within the nanoword content portion of each microword block are explained in Appendix B which follows the detailed description.

Appendix H illustrates the operations performed by each of the microwords. Each of the microword blocks is interpreted according to the key block shown in FIG. 12.

Use of temporary storage and routine sharing are the two basic techniques used to facilitate microroutine minimization. Temporary storage can be used to advantage if operands and addresses are moved into temporary locations early in the instruction microroutine. This makes later control words in the routine more homogenous and often permits routines to join, which can save considerable space in the control store. Routine sharing is facilitated by the following:

1. Incomplete translation of macroinstruction words by the control store allows extracted fields in the macroinstruction words to specify ALU functions and register selection. Instructions for various functions which require similar computational operations share the same microroutine.
2. During execution of immediate type macroinstructions, the immediate value is fetched and placed in a data temporary register, thereby allowing macroinstructions involving immediate values to share the register-to-memory and register-to-register microroutines already available.
3. The functional branching concept already described allows the various addressing modes to be shared by most single and dual operand macroinstructions which require an operand not already contained within the data processor.

The general micro and nano control store concept allows different microroutine sequences (made up of relatively short control words) to share many of the same nano control words (which are much wider). Each macroinstruction received by the instruction register is emulated by a sequence of microwords. Only one copy of each unique nanoword need be stored in the nano control store, no matter how many times it is referred to by various microroutines.

CONDITIONAL BRANCH LOGIC

Two distinct types of conditional branches are implemented in the control unit of the data processor. One type of conditional branch is that which is implicit in an instruction and which must be specified uniquely by a microword. Examples of this first type of conditional branch are iterative routines such as multiply and divide operations which require several different conditional branches during execution of the macroinstruction although the macroinstruction does not specify these branches directly. The second type of conditional branch is that which is explicit to the macroinstruction. Set conditionally (*SCC*) and branch on condition (*BCC*) are examples of the second type of macroinstruction.

In FIG. 13, a block diagram is shown which illustrates the overall function of a conditional branch control network. Block 160, which corresponds to the micro ROM output latch 74 in FIG. 4, stores a microword which includes a 5-bit CBC field (bits 6-2) for controlling a conditional branch operation, as was explained with regard to FIG. 8, format II. The portion of block 160 which contains the CBC field is coupled to a decoder 162 which determines whether the branch condition is implicit in the macroinstruction or is explicit in the macroinstruction. The portion of block 160 which contains the CBC field is also coupled by line 164 to a first input of multiplexer 166. The second input of multiplexer 166 is coupled to block 168, which corresponds to IRD register 56 in FIG. 4. The 4-bit CC field (bits 11-8) in block 168 correspond to the macroinstruction bit field which specifies the conditions to be tested when executing the set conditionally *SCC* and branch on condition *BCC* macroinstructions. The output of decoder 162 is coupled to a selection input of multiplexer 166 for selecting either the CBC field in the microword or the CC field in the macroinstruction as the output of multiplexer 166. By allowing the CBC field to defer the selection of conditions to the macroinstruction word itself, a single routine in the macro control store can be used to execute all of the explicit conditional branch type macroinstructions.

The output of multiplexer 166 is coupled to a selection input of multiplexer 170 by line 172. Multiplexer 170 is also coupled to line 174 for receiving conditional signals from various portions of the data processor. Multiplexer 170 selects the appropriate conditional signals for transmission to address bit generator 178. The portion of block 160 which contains the CBC field is also coupled to a control input of address bit generator 178 by line 180. Address bit generator 178 provides a 2-bit output (*C0*, *C1*) on lines 182 and 184. Output lines 182 and 184 are coupled from branch control logic 80 to multiplexer 116, as shown in FIG. 5. In response to the signal coupled to the control input by line 180, the address bit generator selects one of two possible output combinations for *C0* and *C1* associated with the conditional signals selected by multiplexer 170.

Conditional branches present a problem because the accesses to the micro and nano control store for the next control word are overlapped with execution of the current control word. To compensate for the time delay, a cycle is allowed in programming the microroutines. In addition, the microroutines are programmed to make the most likely path the most efficient. For example, decrement and branch if not zero instruction is assumed to heavily favor the branch situation, so the microroutine computes the destination address and initi-

ates a fetch during the execution of the decrement, test, and replace computation.

Conditional branch delays are further reduced by providing a base address in the microword (NMBA in FIG. 8, format II) which can be used to initiate access to a logical row of control words. Subsequent selection of the appropriate word within the row is specified by the *C0* and *C1* bits output from conditional branch logic 80 in FIG. 13. In the preferred embodiment, a logical row includes four control words, one of which is selected by *C0* and *C1*. This allows single level implementation of four-way branches. In the preferred implementation of the data processor, no macroinstruction requires more than a four-way branch at any point in the microroutine. Since a logical row is accessed for conditional branches, all of the destination control words must be on the same logical row, which somewhat restricts the location of words within the micro and nano control stores.

An illustration of a four-way conditional branch is associated with the microword labeled *mulm4* in Appendix A. For the microword labeled *mulm4*, the column entitled *DESTINATIONS* includes *mulm6*, *mulm4*, *mulm3*, and *mulm5* as potential branch destinations. Referring briefly to FIG. 10A, it will be seen that each of the four potential destinations has an address which corresponds to 00×10 10 01 (*A9-A0*). The address for each of the destinations is the same except for bit 7 and bit 6. Thus, these four microwords are located within one logical row of the micro control store and one microword within the row is selected by bits 6 and 7 of the control store address. Similarly, in the nano control store, the nanowords corresponding to the four potential destinations comprise one logical row within the nano control store. Thus, the *C0* and *C1* bits provided by address bit generator 178 in FIG. 13 ultimately become bit 7 and bit 6 of the micro control store address.

In Appendix C which follows the detailed description, a table lists the various conditional branch choices used by the microwords in the preferred embodiment of the data processor. The column labeled *CBC* contains the hexadecimal code for the CBC bit field (bits 6-2 of the microword). The column entitled *VARIABLE* specifies the conditional signal or signals upon which the branch is dependent. The column entitled *SOURCE* specifies the physical location from which the conditional signal or signals are derived. In Appendix D, the abbreviations used in the *VARIABLE* and *SOURCE* columns are further explained. The column entitled *VALUES* shows the possible logical states of the variables upon which the branch is conditioned. The columns entitled *C1* and *C0* show the logical values output on conductors 184 and 182 (see FIG. 13) for each of the values or combination of values. In the column entitled *REMARKS*, information is given for those variables which are comprised of more than one basic conditional signal. In these instances, the order in which the basic conditional signals are listed in the *REMARKS* column corresponds to the order in which the bits are arranged in the *VALUES* column. For example, the variable *nz1* is a combination of the basic conditional signals *n* and *z* such that *C1* equals "0" and *C0* equals "1" when *n* equals "1" and *z* equals "0".

In Appendix E a table of variables is listed which corresponds to the various branch tests which can be specified by bits 11-8 of the conditional branch (*BCC*) and set conditionally (*SCC*) macroinstructions. The cc

column gives the hexadecimal equivalent of the four-bit field in the microinstruction. The "abbreviation" and "meaning" columns specify the desired branch condition while the column entitled **CONDITION** indicates the logical combination of basic condition code signals required to implement the desired branch condition.

In FIGS. 14A-14B, a circuit drawing is shown which implements the branch control logic within dashed block 80 of FIG. 13. Bits 2-6 of the microword (CBC FIELD) are received by conductors 190, 192, 194, 196 and 198. Conductors 190, 192, 194, 196 and 198 are coupled to inverters 200, 204, 206 and 208 for providing the complement of each of the bits in the CBC field on conductors 210, 212, 214, 216 and 218. Conductors 190, 192, 194 and 196 and complement conductors 210, 212, 214 and 216, corresponding to the four lesser significant bits of the CBC field, are decoded in a PLA structure similar to the one described in FIG. 9. These conductors are intersected by conductors which have been generally designated CBC decode lines which are labeled at the left-most portion of FIG. 14. The label associated with each CBC decode line is the hexadecimal equivalent of the CBC bit field which enables that particular decode line. Some of the decode lines are labeled with two numbers such as "1, 11" indicating that the decode line is enabled regardless of the logic state of bit 6 in the CBC field. In other instances, two or more of the decode lines may have the same label, indicating that all such decode lines may be enabled simultaneously.

Also intersecting the CBC decode lines are a plurality of conductors designated generally **CONDITIONALS**, including **IRD8**, **IRD8** and **END** through **IRD6**. The conditional signals conducted by these lines are provided by various portions of the data processor as explained in Appendix D. The intersection of the conditionals conductors with the CBC decode lines allows the logic state of the one or more decode lines selected by CBC bits 2-5 to be determined by the conditional signals.

Also intersecting the CBC decode line are conductors 220, 222, 224 and 226. Each of these conductors will be pulled to ground level if any of the CBC decode lines with which it intersects (where an intersection is designated by a bubble) is at a high level. Conductor 220 is coupled to output terminal C1 by MOSFET 228 which is enabled when CBC bit 6 is a logic "1". Similarly, conductor 226 is coupled to output terminal C1 by MOSFET 230 which has its gate coupled to the output of inverter 208 and is enabled when CBC bit 6 is a logic "0". Conductors 222 and 224 are coupled to output terminal C0 by MOSFETS 232 and 234, respectively, which have their gate terminals coupled to conductors 218 and 198, respectively. MOSFET 232 is enabled when CBC bit 6 is a logic "0", and MOSFET 234 is enabled when CBC bit 6 is a logic "1". The logic values output on terminals C1 and C0 correspond to those listed in Appendix C.

The CBC decode line labeled "9, 19" in FIG. 14A corresponds to the rows labeled 9 and 19 in Appendix C where the conditional branch is determined by the cc field of the macroinstruction. CBC decode line "9, 19" is coupled to the gate terminals of MOSFETS 236 and 238 which are enabled whenever CBC decode line "9, 19" is enabled. MOSFETS 236 and 238 couple conductors 224 and 226 to conductors 240 and 242, respectively. Conductors 240 and 242 are intersected by conductors designated generally cc decode lines in FIG.

14B. The cc decode lines are intersected by a group of lines designated generally **CC BIT FIELD** which conduct signals provided by bit 11 through bit 8 of the **IRD** register and signals which are the complement of these bits. These bits of the **IRD** register correspond to the cc field in **BCC** and **SCC** macroinstructions. The lines designated **CC BIT FIELD** and the lines previously designated **CONDITIONALS** overlap in that the **IRD8** and **IRD8** lines serve as conditional signals for the CBC decode lines. The cc decode lines are intersected by a subset (**PSWZ**, **PSWN**, **PSWV**, **PSWC** and their complements) of the conditionals conductors which intersected the CBC decode lines. Each of the cc decode lines is labeled at the left-most portion of FIG. 14B such that the labels are the hexadecimal equivalent of the 4-bit cc field which selects that particular cc decode line. A cc decode line is at a high level only if it is selected by the cc bit field and the logic expression in Appendix E for the associated cc field is true. When a cc decode line is at a high level, conductors 240 and 242 are pulled to ground such that conductors 224 and 226 are also grounded provided that CBC decode line 9,19 is enabled.

Thus the conditional branch choice specified by output terminals C1 and C0 may be determined by the CBC field in the microword or directly by the cc field in the macroinstruction. Also, by deferring the final selection of the C1 and C0 output signals to CBC bit 6, the structure allows two different conditional branch microinstructions to share a single common destination. An example of this latter feature is illustrated by the microword blocks labeled **bbci1** and **bbcw1** in Appendix H, page BH. The branch destination for both of these microword blocks is microword block **bbci3** if the condition specified by the cc field is **TRUE**. However, the branch destination from **bbci1** is **bbci2** if the condition is **FALSE** while the branch destination from **bbcw1** is **bbcw3** if the condition is **FALSE**. In the example, the CBC field of one of the microwords **bbci1** and **bbcw1** would be 9 (hex) while the CBC field of the other microword would be 19 (hex). Thus, bits 2 through 5 of the CBC field select a condition to be tested while bit 6 of the CBC field selects one of a set of possible output states associated with the selected condition for transmission to the C1 and C0 output terminals.

ALU AND CONDITION CODE CONTROL UNIT

FIG. 15 is a block diagram of an ALU and condition code control unit which may be used with a microprogrammed data processor. **IRD** register 56' corresponds to **IRD** register 56 in FIG. 4 and stores a macroinstruction. Row decoder 241 is coupled to the output of the **IRD** register 56', and the output of row decoder 241 is coupled to ALU and condition code control block 243 by 15 row selection lines. Row decoder 241 is responsive to the macroinstruction stored by **IRD** register 56' in order to enable one of the 15 row selection lines. ALU and condition code control block 243 is arranged as a matrix of 15 rows and 5 columns, and row decoder 241 selects one of the 15 rows within block 243.

Nano ROM 73' corresponds to nano ROM 73 shown in FIG. 4. Three bits of the output of nano ROM 73' are coupled to column decoder 244. The output of column decoder 244 is coupled to ALU and condition control blocks 243 by five column selection lines which select one of the five columns within the row selected by row decoder 241.

Generally, macroinstructions are executed by performing a sequence of operations in the execution unit. The particular set of operations required to perform a macroinstruction is macroinstruction-static, that is, it remains fixed during the execution of the macroinstruction, and is specified by decoding the instruction type from the IRD register 56'. The set of operations to be performed by the ALU for any particular macroinstruction is stored within one of the 15 rows within block 243. Each operation in the row defines both the ALU activity and the loading of the condition codes. Nano Rom 73' provides state information for the proper sequencing of the operations within the selected row. During each microcycle, column decoder 244 selects the column within the selected row which contains the operation next to be performed in the sequence of operations. Thus ALU and condition code control block 243 combines the state information of the nano control store with the function information extracted from the instruction register in order to execute each macroinstruction. Block 243 provides timing and control to the ALU, ALU extender (ALUE) and to the condition code registers within the program status word (PSW). If the sets of operations for the various macroinstructions are properly ordered in the array contained by block 243, then the execution of most classes of macroinstruction can utilize the same nano control store sequences. For the same effective address and data types, the ADD, SUBTRACT, AND, OR, and EXCLUSIVE OR macroinstructions share the identical control store sequences.

Still referring to FIG. 15, ALU and condition code control block 243 has a first set of output lines designated 246 which are coupled to the ALU and ALUE within the execution unit (not shown). Control block 243 also provides a second group of output lines designated 248 which are coupled to a multiplexer 250. Multiplexer 250 includes a first group of inputs which are coupled by lines 252 to the output of condition code core latches 254. The input to the condition code core latches 254 is coupled to logic within the ALU (not shown) which derives status information about the operation most recently performed by the ALU. The status information latched by the condition code latches 254 is selectively coupled to program status word register 86' by multiplexer 250 under the control of the signals provided by lines 248. PSW register 86' corresponds to PSW register 86 in FIG. 4. PSW register 86' also has an input coupled to I/F line 256 which is coupled to nano ROM 73' for determining when PSW register 86' is updated. Multiplexer 250 also includes second and third inputs which are coupled by lines 258 and 260 to the Z and C outputs of PSW register 86'. Briefly described, the purpose for conductor 258 is to allow the data processor to test for a zero result in a 32-bit (double word) operation by combining the zero result for the first 16 bits with the zero result of the second 16 bits. The purpose for conductor 260 is to allow the data processor to provide a carry during decimal arithmetic.

FIG. 16 is a table of all the operations which can be performed by the ALU in conjunction with the ALU extender (ALUE). The column entitled "ALU Function" lists the function performed by each operation and, in the case of shift operations, the pattern in which the bits are shifted. In the "ALU Function" column, the symbols "a" and "d" refer to the input ports of the ALU coupled to the address bus and data bus respectively,

within the data section of the execution unit. The symbol "r" refers to the ALU result. The symbol "x" refers to an arithmetic carry (PSWX) rather than the standard carry (PSWC). A symbol which has a primed notation indicates that the complement of the indicated symbol is selected. The column entitled "Into C Bit" indicates the source of the carry output signal. The symbol "cm" refers to the carry generated from the most significant position of the ALU. The symbol "msb" refers to the most significant bit of the result. For shift right and rotate right functions, the source of the carry output signal is bit 0 of the address bus in the DATA section since this bit is coupled to the least significant input of the shift network for such function. The remainder of the columns in FIG. 16 correspond to logic signals which are generated by the ALU and condition code control unit in order to control the ALU to perform the desired function.

In FIG. 17, an ALU function and condition code table is illustrated which corresponds to the array of 15 rows and 5 columns already described with regard to ALU and condition code control block 243 in FIG. 15. In the right most column of this table, all of the macroinstructions which require an ALU function or which affect the state of the condition codes are listed adjacent to the row which contains the set of operations required by the particular macroinstruction. Within each of the five columns in the table, the left most entry specifies one of the operations found in the table in FIG. 16. The right most entry contains selection signals for controlling the condition codes stored by the PSW register. The condition code control information is a five character code corresponding to the X, N, Z, V, and C condition code bits in the PSW register. The significance of these condition codes is explained below.

Abbrev.	Meaning
X	Extend bit used for multiprecision arithmetic
N	Positive/negative: most significant bit of result
Z	Zero result
V	Overflow
C	Carry

The key for understanding the meaning of the condition code control information listed in the table is shown below:

Abbreviation	Meaning
K	Condition code not changed
D	Don't care
O	Condition code always reset
N	Update PSWN with latest N status
Z	Update PSWZ with latest Z status
V	Update PSWV with latest V status
C	Update PSWC with latest C status
C̄	Update PSWC with complement of latest C status
C*	Update PSWC with PSWC "OR"ed with carry generated during decimal correction.
C̄*	Update PSWC with complement of the above.
A	Update PSWX, PSWC with arithmetic shift carry status
V'	Update PSWV with latest status of N exclusive-OR C; used for arithmetic shift left.

If the condition code control field is left blank in the table, then the condition codes are not affected. In column 1, the condition code control information for rows 2-5 and 8-11 include two entries. The reason for having two entries is that the first entry is selected by the nano ROM in some cases while the second entry is selected by the nano ROM in other cases. The nano control word output from the nano ROM includes a 2-bit field (NCC0, NCC1) corresponding to an initiate bit and a finish bit. For columns 2-4, the same condition code control information is used if either of the initiate or finish bits is set. For column 1 of the table the first entry is selected when only the initiate bit is set. However, where only the finish bit is set, then the second entry for the condition code control information is used.

Referring briefly to FIG. 12, the description of the portion of the key block labeled "ALU FUNCTION" has been deferred until now. One, two, or three characters may appear in the ALU function portion of the microword block in Appendix H. For each of the microword blocks, the first character indicates the column of the table shown in FIG. 18 which is to be selected in order to perform the desired operation. The symbols 1-5 correspond to columns 1 through 5 in this table. The symbol "x" indicates a don't care condition. In addition, the symbol 6, which occurs in microword blocks used to perform a divide algorithm, indicates that column 4 is enabled but that the "lss" ALU function will shift a logic "1" into the least significant bit of the ALUE instead of a logic "0" as is the case when a "4" appears.

If two or more characters appear in the "ALU function" portion of the microword block, then the second character refers to the finish and initiate identification for condition code control. The symbol "f" corresponds to finish and would therefore cause the second entry in column 1 of the table shown in FIG. 17 to be used in order to control the setting of the condition code bits in the PSW register. The symbol "i" specifies initiate and would select the first entry in column 1 of the table shown in FIG. 18 for controlling the setting of the condition code bits in the PSW register. The symbol "n" indicates that the condition codes are not affected for the particular operation. Finally, for those microword blocks which contain a three character code for the "ALU FUNCTION" portion, the third character is the symbol "f" which indicates to the execution unit that a byte (8 bits) transfer is involved. An example is the microword block labeled mrgw1 shown in Appendix H, page H. In these instances, only the low order 8 bits of the address bus in the DATA section of the execution unit are driven by the selected source such that only the low order 8 bits of the selected destination are changed while the upper 8 bits of the selected destination are not disturbed. Otherwise, word operation and byte operation type macroinstructions share the same basic microinstruction routines.

Referring again to FIG. 17, it should be noted that in the "addx" operation in row 3, column 2, the arithmetic carry added to the operands is the core latch copy of X rather than PSWX such that the most recent X status is used. Also in row 1, column 4, the operation performed is an "lss" operation wherein the logic state of the bit shifted into the ALUE is determined by whether column 4 or column 6 is selected by the nano control store, though column 6 does not appear as a separate column in the table. Also, in row 7, column 4, the input to the most significant bit of the ALU is PSWC, or PSWN

exclusive-or PSWV, depending on whether the multiplication is unsigned or signed, respectively.

In FIG. 18, a table illustrates the decoding of the macroinstruction stored by the IRD register in order to select one of the fifteen rows in the matrix contained by the ALU and condition code control block. The macroinstructions have been grouped into 45 combinations (0-44) as determined by the bit pattern shown in the section of the table entitled Instruction Decode. In the portion of the table entitled "Row Inhibits", the numbers which appear in a given row of the table correspond to the rows in the ALU and condition code control matrix which are to be disabled whenever a macroinstruction is encountered which has the bit pattern shown in the corresponding row of the instruction decode portion of the table.

In FIGS. 19A-19B, a programmed logic array structure is illustrated for performing the decoding function described in the table of FIG. 19. In FIG. 19A, a group of lines designated IRD REGISTER OUTPUTS AND COMPLEMENTS is illustrated. Each of these lines conducts the true or complement signal of a macroinstruction bit stored in the IRD register. Intersecting this first group of lines is a second group of lines designated generally MACROINSTRUCTION DECODE LINES which continue from FIG. 19A onto FIG. 19B. The macroinstruction decode lines are labeled with a reference numeral which corresponds to a row in the table of FIG. 18. At the intersection of a line in the first group with a line in the second group (the intersection being represented by a bubble), a MOSFET device pulls the line in the second group to ground whenever a line in the first group is a logic "1". In some cases, one of the macroinstruction decode lines intersects another of the macroinstruction decode lines. For example, macroinstruction decode line 43 is shown intersecting with macroinstruction decode line 44. At this intersection, a MOSFET device operates to pull macroinstruction decode line 44 to ground whenever macroinstruction decode line 43 is a logic "1". Similarly, macroinstruction decode lines 41 and 42 also intersect macroinstruction decode line 44. Referring briefly to the table in FIG. 18, the row numbered 44 is followed by rows set off in parenthesis and labeled 41, 42 and 43. This notation is used to indicate that rows 41, 42 and 43 further decode row 44.

In FIG. 19B, the macroinstruction decode lines are intersected by a third group of lines designated generally ROW SELECTION LINES and labeled 1 through 15. The row selection lines correspond to the 15 lines coupled to the output of row decoder 241 in FIG. 15. The decoding function performed by the PLA structure shown in FIG. 19B is effective to select one of the 15 rows in the ALU and condition code control matrix based on the information supplied by the macroinstruction decode lines.

FIGS. 20A and 20B illustrate the circuit implementation of ALU and condition code control block 243 in FIG. 15. A first group of lines designated ROW SELECTION LINES is illustrated in the upper portion of FIG. 20A and FIG. 20B. This group of row selection lines corresponds to the 15 row selection lines output by the PLA structure shown in FIG. 19B. The row selection lines are intersected by a first group of lines designated ALU CONTROL DECODE LINES in FIG. 20B in order to control the signals which select the ALU function. Shown in FIG. 20B are conductors 262, 264, and 266 which receive a 3-bit field provided by the

output of the nano ROM. Inverters 268, 270, and 272 are coupled to conductors 262, 264, and 266, respectively, for providing the complement signals on lines 274, 276, and 278. Lines 262, 264, 266, 274, 276 and 278 are intersected by lines designated COLUMN SELECT LINES and labeled 1,2,3,4+6,5 in order to decode the 3-bit field supplied from the nano ROM. The five lines designated column select lines correspond to the five lines coupled to the output of column decoder 244 in FIG. 16. Column selection line 2 is coupled to a load device 280 for holding column selection line 2 at a high level whenever column selection line 2 is enabled. Column selection line 2 is also coupled to a buffer device 282, and the output of buffer 282 is coupled to line 284 labeled ICS2. The other column selection lines are similarly buffered in order to drive lines ICS1, ICS2, ICS4, and ICS5.

Line 286 in FIG. 20 provides ALU control signal CAND. Referring briefly to FIG. 16, one of the columns in the table is labeled cand' and the table illustrates those operations for which the signal is active. Signal CAND is active low and the intersection of line 286 with line ICS1 causes CAND to be active whenever column 1 is selected. In FIG. 17, it will be noted that column 1 always calls for an "and" function to be performed by the ALU, and from the table in FIG. 16 it will be seen that the "and" function is one of those operations for which signal cand' is to be active. If column 2 is selected rather than column 1, then line 284 is at a high level and MOSFET 288 is enabled such that line 286 is coupled to decode line 290. In this case, line 290 is grounded such that signal CAND is active only when the row 4 selection line is enabled. Referring briefly to FIG. 17, it will be seen that within column 2 of the table, row 4 contains the only operation ("and") which requires cand' to be active. On the other hand, if column 4+6 is selected, the MOSFET 292 is enabled such that line 286 is shorted to decode line 294. Line 294 is grounded for making signal CAND active whenever row selection lines 2,5,7,8 or 10 are selected. Again referring to FIG. 18, it will be noted that the corresponding rows in column 4 of the table call for operations for which signal cand' is to be active. The remainder of the control signals which control the ALU are generated in a similar manner.

The row selection lines are also intersected by a second group of lines designated CONDITION CODE CONTROL DECODE LINES in FIG. 20A in order to generate the control signals which determine the setting of the condition code bits. The buffered column selection line ICS1-ICS5 in FIG. 20A determine which of the condition code control decode lines is coupled to the various control signals. For example, when line 284 (ICS2) is at a high level, MOSFET 296 couples decode line 298 to INX control line 300 for controlling the setting of the X bit in the program status word register (PSWX). In this example, INX control line 300 will be disabled whenever row selection lines 1,4,6,7,8,11,13, or 14 are selected. Referring briefly to the table in FIG. 17 for column 2, it will be noted that for the rows mentioned above, the symbol "k" appears for the X bit position indicating that the PSWX bit should not be changed.

Also shown in FIG. 20A are conductors 302 and 304 which receive control signals NCC0 and NCC1 which are 2 bits provided by the output of the nano control store and correspond to the initiate and finish signals previously referred to in the description of the table in FIG. 17. Conductors 302 and 304 are coupled to the input of inverters 306 and 308, respectively, for generating the signals INIT and FINISH on lines 310 and 312, respectively. Line 310 intersects decode line 314 and line 312 intersects decode line 316 such that decode line 314 is enabled when INIT is a logic "0" and decode line 316 is enabled when FINISH is a logic "0". MOSFET devices 318 and 320 couple decode lines 314 and 316 to control lines 322 and 324, respectively, and are enabled when line 326 (ICS1) is at a high level indicating that column 1 has been selected. Control lines 322 (INVI) and 324 (INVF) are gated by circuitry (not shown) in order to control the setting of the overflow bit in the program status word register (PSWV). Decode line 314 is grounded whenever rows 13 or 14 are selected while decode line 316 is grounded whenever rows 2-5 or 8-11 are selected. Referring briefly to the table in FIG. 18 in column 1, it will be noted that for an initiate type operation, the V bit in the program status word register is unchanged only in rows 13 and 14 while for the finish type operation, the V bit in the program status word register is unchanged in rows 2-5 and 8-11.

Lines 302, 304, 310, 312 are also coupled to a gating network which includes AND gates 328 and 330 and NOR gate 332 for generating a gated signal on line 334. If the signals received by conductors 302 and 304 are both logic "0", then line 334 is enabled and causes the condition code control signals to be disabled such that the condition codes in the program status word register are unchanged. This case corresponds to those microword blocks in Appendix H for which the ALU function portion indicates that the condition codes are not affected. Conductor 336 (INHCC) also intersects the condition code control lines such that these control lines are disabled when line 336 is a logic "1". Line 336 is coupled to a decoder (not shown) which detects those macroinstructions which do not affect the condition codes. In the case of these macroinstructions, line 336 is enabled in order to inhibit the condition codes in the PSW register from being affected.

Referring again briefly to FIG. 20B, a sixth column select line appears which is labeled 0 and which is coupled to the input of buffer 337 for driving conductor 338 (ALURL). The significance of this signal will now be explained. Whenever at least one of the nano control store output bits (NIF0-NIF2) received by conductors 262, 264 and 266 is a logic "1" then one of the column select lines 1-5 is enabled indicating that the ALU is to perform an operation. In this event, a temporary storage register or latch within the ALU is updated. However, during certain microcycles, no ALU function is to be performed and the latch within the ALU should not be updated. For these microcycles, conductors 262, 264 and 266 receive logic "0" signals such that column select line 0 is enabled. The ALURL signal conducted by line 338 signifies this case and inhibits activity within the ALU latch.

APPENDIX A
LIST OF MICROWORDS

ROUTINE	LABEL	FC	NMA	TYPE	CBC	ORIGIN	ROW	DESTINATIONS
o#w1	o#w1	i		a2				
ablw1	ablw1	i	ablw2	db				
	ablw2	i	ablw3	db				
	ablw3	d		a3				
abww1	abww1	i	ablw3	db				
adrw1	adrw1	d	adrw2	db				
	adrw2	u		a3				
adsw1	adsw1	i	adsw2	db				
	adsw2	u	adrw2	db				
e#w1	e#w1	i		a2				
aixw0	aixw0	n	aixw1	db				
	aixw1	i		bc	i11			aixw2 aixw4
	aixw2	i	adsw2	db			aiai1	
	aixw4	i	adsw2	db			aiai1	
pinw1	pinw1	d	pinw2	db				
	pinw2	d		a3				
pdcw1	pdcw1	n	pdcw2	db				
	pdcw2	d		a3				
o#l1	o#l1	i	o#w1	db				
abl11	abl11	i	abl12	db		ablw1		
	abl12	i	abl13	db		ablw2		
	abl13	d	adr12	db				
abw11	abw11	i	abl13	db		abww1		
adr11	adr11	d	adr12	db				
	adr12	d		a3				
ads11	ads11	i	ads12	db		adsw1		
	ads12	u	ads13	db		abl13		
	ads13	u		a3				
e#l1	e#l1	i	e#w1	db				
aix10	aix10	n	aix11	db		aixw0		
	aix11	i		bc	i11	aixw1		aix12 aix15
	aix12	i	ads12	db		aixw2	aiai2	
	aix15	i	ads12	db		aixw4	aiai2	
pin11	pin11	d	pin12	db		adr11		
	pin12	d	pin13	db				
	pin13	d		a3				
pdc11	pdc11	n	pdc12	db				
	pdc12	d	adr12	db				
mrw1	mrw1	i	mmrw3	dbi				
mrwm1	mrwm1	i	mmrw3	dbi				
malw1	malw1	i	malw2	db				
	malw2	d	malw3	dbi				
	malw3	i	b	db			mabb1	
mauw1	mauw1	i	mauw2	db				
	mauw2	d	b	db				
mmrw1	mmrw1	d	mmrw2	db				
	mmrw2	i	mmrw3	dbi			mmst1	
	mmaw2	i	mmrw3	dbi			mmst1	
	mmrw3	i		a1				
mmdw1	mmdw1	i	mauw2	db				
mmxw0	mmxw0	n	mmxw1	db				
	mmxw1	i		bc	i11			mmxw2 mmxw3
	mmxw2	i	mauw2	db			mmmm1	
	mmxw3	i	mauw2	db			mmmm1	
mmiw1	mmiw1	d	mmiw2	dbi		mmrw1		
	mmiw2	i		a1				
mmmw1	mmmw1	i	mmmw2	dbi				
	mmmw2	d		a1				
asxw1	asxw1	n	asxw2	db		pdcw1		
	asxw2	d	asxw3	db				
	asxw3	d	asxw4	db				
	asxw4	d	asxw5	dbi				
	asxw5	i	morw2	db				
asx11	asx11	n	asx12	db		pdcw1		
	asx12	d	asx13	db				
	asx13	d	asx14	db		asxw2		
	asx14	d	asx15	db		asxw3		
	asx15	d	asx16	db		asx12		

4,325,121

35							36		
ROUTINE	LABEL	FC	NMA	TYPE	CBC	ORIGIN	ROW	DESTINATIONS	
	asx16	d	asx17	db					
	asx17	d	asx18	dbi					
	asx18	i	morw2	db					
mrg11	mrg11	i	mrg12	dbi		mrgw1			
	mrg12	i		a1					
mal11	mal11	i	mal12	db					
					A-2				
	mal12	d	mal13	db					
	mal13	d	malw3	dbi					
maw11	maw11	i	maw12	db		maww1			
	maw12	d	maw13	db					
	maw13	d	b	db					
mnr11	mnr11	d	mnr12	db					
	mnr12	d	mnrw2	dbi					
mmd11	mmd11	i	maw12	db		mmdw1			
mmx10	mmx10	n	mmx11	db		mmxw0			
	mmx11	i		bc	i11	mmxw1		mmx12	mmx13
	mmx12	i	maw12	db		mmxw2	mmmm2		
	mmx13	i	maw12	db		mmxw3	mmmm2		
mmil1	mmil1	d	mmil2	db		mnr11			
	mmil2	d	mmiw2	dbi		mnr12			
mmm11	mmm11	i	mmm12	dbi		mmmw1			
	mmm12	d	mmmw2	db					
rrgw1	rrgw1	i	rrgw2	dbi					
	rrgw2	i		a1					
rrgm1	rrgm1	i	rrg12	dbi					
ralw1	ralw1	i	ralw2	db		ablw1			
	ralw2	i	maww2	db					
raww1	raww1	i	maww2	db					
rmrw1	rmrw1	d	mnrw2	dbi					
rmdw1	rmdw1	i	rmdw2	db					
	rmdw2	d	b	dbi					
rxw0	rxw0	n	rxw1	db		rixw0			
	rxw1	i		bc	i11	rxw1		rxw2	rxw3
	rxw2	i	rmdw2	db		rixw2	rmtm1		
	rxw3	i	rmdw2	db		rixw4	rmtm1		
rmw1	rmw1	d	mmiw2	dbi		rmrw1			
rmw1	rmw1	i	mmmw2	dbi					
rrg11	rrg11	i	rrg12	dbi		rrgw1			
	rrg12	i		a1					
ral11	ral11	i	ral12	db		ablw1			
	ral12	i	ral13	db		ralw2			
	ral13	d	maw13	db					
raw11	raw11	i	ral13	db		raww1			
rmr11	rmr11	d	rmr12	db					
	rmr12	d	rmr13	dbi					
	rmr13	i		a1					
rmcl1	rmcl1	i	rmcl2	db		rmcw1			
	rmcl2	d	rmcl3	db		ral13			
	rmcl3	d	rmr13	dbi		rmcw2			
rmx10	rmx10	n	rmx11	db		rixw0			
	rmx11	i		bc	i11	rmxw1		rmx12	rmx13
	rmx12	i	rmcl2	db		rixw2	rmtm2		
	rmx13	i	rmcl2	db		rixw4	rmtm2		
rmil1	rmil1	d	rmil2	db		rmr11			
	rmil2	d	rmil3	dbi					
	rmil3	i		a1					
rmml1	rmml1	i	rmml2	dbi		rmmw1			
	rmml2	d	mmmw2	db					
morw1	morw1	i	morw2	dbi					
	morw2	d		a1		maww2			
mor11	mor11	i	mor12	dbi		morw1			
	mor12	d	morw2	db					
romw1	romw1	i	rrgw2	dbi					
romm1	romm1	i	rom2	dbi		romw1			
rom11	rom11	i	rom12	dbi		romw1			
	rom12	i	rom13	db					
	rom13	d		a1					
rorw1	rorw1	i	rrgw2	dbi					
					A-3				

4,325,121

37

38

ROUTINE	LABEL	FC	NMA	TYPE	CBC	ORIGIN	ROW	DESTINATIONS			
ror11	ror11	i	ror12	dbi		rorw1					
	ror12	i	ror13	db							
	ror13	n	rom13	db							
roaw1	roaw1	i	roaw2	dbi							
	roaw2	i		a1			rosc1				
roal1	roal1	i	roal2	dbi		roaw1					
	roal2	i	roal3	db							
	roal3	n	roal4	db							
	roal4	n		a1							
roam1	roam1	i	roam2	dbi		rorw1					
	roam2	i	roam3	db		ror12					
	roam3	n	rom13	db							
dvur1	dvur1	n	dvum2	db							
	dvur2	n	dvur3	db							
	dvur3	n	trap3	db							
dvum1	dvum1	n	dvum2	db							
	dvum2	n		bc	z			dvum3	dvur2		
	dvum3	n		bc	c		trdv1	dvum4	dvum5		
	dvum4	i	dvuma	dbi			dvdv1				
	dvumz	i	dvuma	dbi			dvdv1				
	dvuma	i		a1			dvdv1				
	dvum5	n		bc	n		dvdv1	dvum8	dvum7		
	dvum6	n		bc	n		dvdv2	dvum8	dvum7		
	dvum7	n		bc	aux		dvdv3	dvum6	dvum9		
	dvum8	n		bc	aux	dvum7	dvdv3	dvumb	dvumc		
	dvum9	n	dvumd	db			dvdv2				
	dvumd	i	dvum0	dbi			dvdv5				
	dvumb	n		bc	c		dvdv4	dvum6	dvume		
	dvumc	n		bc	c	dvum9	dvdv4	dvumd	dvumf		
	dvume	n	dvum5	db			dvdv2				
	dvumf	i	dvum0	dbi			dvdv5				
	dvum0	i		a1							
dvs01	dvs01	n	dvs03	db		dvur1					
dvs02	dvs02	n	dvs03	db		dvum1					
	dvs03	n		bc	nz1			dvs04	dvs05	dvur2	dvur2
	dvs04	n	dvs06	db		dvum3	trdv1				
	dvs05	n	dvs06	db			trdv1				
	dvs06	n		bc	n			dvs07	dvs10		
	dvs07	n	dvs08	db			dvdv6				
	dvs08	n		bc	c	dvume		dvumz	dvs09		
	dvs09	n	dvs0c	db		dvum5					
	dvs10	n	dvs11	db			dvdv6				
	dvs11	n	dvs08	db							
	dvs0a	n	dvs0c	db		dvum6					
	dvs0c	n		bc	aux	dvum7	dvdv7	dvs0d	dvs0e		
	dvs0d	n		bc	c	dvumb	dvdv9	dvs0a	dvs0f		
	dvs0e	n		bc	c	dvumb	dvdv9	dvs13	dvs12		
	dvs0f	n	dvs09	db		dvume	dvdv8				
	dvs12	n	dvs14	db		dvum5	dvdve				
	dvs13	n	dvs14	db			dvdve				
	dvs14	n	dvs15	db							
	dvs15	n		bc	n			dvs16	dvs1d		
	dvs16	n		bc	n		dvdva	dvs17	dvs1a		
	dvs17	i		bci	n		dvdvb	leaa2	dvuma		
	dvs1a	n	dvs1b	db		dvs03	dvdvb				
	dvs1b	n		bc	nz2			dvum4	dvs1c	dvs1c	dvs1c
	dvs1c	i	leaa2	dbi			dvdv1				
	dvs1d	n		bc	n	dvs16	dvdva	dvs1f	dvs1e		
	dvs1e	n		bc	n	dvs1b	dvdvd	dvs1c	dvum4		
	dvs1f	n	dvs20	dbi		dvs03	dvdvd				
	dvs20	i		bc	nz2	dvs17		dvume	leaa2	leaa2	leaa2
trap1	trap1	n	trap2	db		trac1	trch1				
	trap2	n	trap3	db		A-4					
	trap3	d	trap4	db							
	trap4	d	trap5	db							
	trap5	d	trap6	db		itlx4					
	trap6	i	jmal1	db		ldmd4					
bser1	bser1	n	bser2	dbc							
	bser2	n	bser3	db		trac2					
	bser3	d	bser4	db		trap3					
	bser4	d	bser5	db							
	bser5	d	bser6	db		trap3					
	bser6	d	trap3	db							

4,325,121

40

DESTINATIONS

ROUTINE	LABEL	FC	NMA	TYPE	CBC	ORIGIN	NUM HE
	itlx1	n	itlx2	db		trac1	
	itlx2	n	itlx3	db			
	itlx3	n	itlx4	db			
	itlx4	d	itlx5	db			
	itlx5	a	itlx6	db			
	itlx6	n	itlx7	db1		dvumb	
	itlx7	n	trap4	db			
trac1	trac1	n	trac2	db			
	trac2	n	trap3	db			
mpow1	mpow1	i	mpow2	db		adsw1	
	mpow2	d	mpow3	dbi			
	mpow3	d	b	db			
mpol1	mpol1	i	mpol2	db		adsw1	
	mpol2	d	mpol3	dbi			
	mpol3	d	mpow2	db			
mpiw1	mpiw1	i	mpiw2	db		adsw1	
	mpiw2	d	mpiw3	db			
	mpiw3	d	mpiw4	dbi			
	mpiw4	i	a1				
mpil1	mpil1	i	mpil2	db		adsw1	
	mpil2	d	mpil3	db		mpiw2	
	mpil3	d	mpil4	db			
	mpil4	d	mpiw3	db			
cmmw1	cmmw1	d	cmmw2	db			
	cmmw2	d	cmmw3	db			
	cmmw3	d	cmmw4	dbi			
	cmmw4	i	a1				
cmml1	cmml1	d	cmml2	db		cmmw1	
	cmml2	d	cmml3	db		cmmw2	
	cmml3	d	cmml4	db			
	cmml4	d	cmml5	dbi		cmmw3	
	cmml5	d	cmml6	db			
	cmml6	i	cmml7	db			
	cmml7	i	a1				
exge1	exge1	i	exge2	dbi			
	exge2	i	rcal3	db			
asbb1	asbb1	n	asbb2	db		pdcw1	
	asbb2	d	asbb3	db		asxw2	
	asbb3	d	asbb4	db		asxw3	
	asbb4	d	asbb5	dbi		asxw4	
	asbb5	i	asbb6	db			
	asbb6	i	morw2	db			
rbrb1	rbrb1	i	rbrb2	dbi		rorw1	
	rbrb2	i	rbrb3	db		asbb6	
	rbrb3	n	a1				
b	b	i	mmrw3	dbi			
maqwl	maqwl	i	morw2	dbi			
maql1	maql1	i	mor12	dbi		maqwl	
raqwl	raqwl	i	roaw2	dbi			
raql1	raql1	i	roal2	dbi		raqwl	
rlql1	rlql1	i	mmrw3	dbi		A-5	
halt1	halt1	d	halt1	db		dvumb	
stop1	stop1	n	a1				
cpmm1	cpmm1	i	cprm2	dbi		romw1	
cpdw1	cpdw1	i	mmrw3	dbi			
cpdl1	cpdl1	i	cpdl2	dbi		cpdw1	
	cpdl2	i	a1				
rcaw1	rcaw1	i	rcaw2	dbi		roaw1	
	rcaw2	i	a1				
rcal1	rcal1	i	rcal2	dbi		roaw1	
	rcal2	i	rcal3	db			
	rcal3	n	a1				
cpmw1	cpmw1	i	rcaw2	dbi		romw1	
cpml1	cpml1	i	cpml2	dbi		romw1	
	cpml2	i	rcal3	db			
cprw1	cprw1	i	rcaw2	dbi		rorw1	
cprl1	cprl1	i	cprl2	dbi		rorw1	
	cprl2	i	rcal3	db			
cprm1	cprm1	i	cprm2	dbi		rorw1	
	cprm2	i	rcal3	db			
stiw1	stiw1	n	stiw2	db		trac1	
	stiw2	n	stiw3	db			
	stiw3	n	stiw4	db			
	stiw4	n	malw3	db			

ROUTINE	LABEL	FC	NMA	TYPE	CBC	ORIGIN	ROW	DESTINATIONS
rstw1	rstw1	n	stiw4	db				
mstw1	mstw1	n	stiw4	db				
stmw1	stmw1	i	stmw2	dbi				
	stmw2	i	morw2	db				
strw1	strw1	i	strw2	dbi		trac1		
	strw2	i	rcal3	db				
tsmw1	tsmw1	i	mnrw3	dbi				
tsrw1	tsrw1	i	mnrw3	dbi		rrgw1		
tsml1	tsml1	i	tsml2	dbi		tsmw1		
	tsml2	i	a1					
tsrl1	tsrl1	i	tsrl2	dbi		rrgw1		
	tsrl2	i	a1					
susp1	susp1	i	extr2	dbi		exge1		
lusp1	lusp1	i	leaa2	dbi		leaa1		
swap1	swap1	i	swap2	dbi				
	swap2	i	a1					
rset1	rset1	n	rset2	db		stop1		
	rset2	n	rset3	dbi				
	rset3	a	rset4	db			rsrs1	
	rset4	a	bc		aux	dvumb		rset3 rset5
	rset5	i	a1				rsrs1	
rstp1	rstp1	n	rstp2	dbc				
	rstp2	n	rstp3	db				
	rstp3	i	rstp4	db				
	rstp4	i	rstp5	db		rstp3		
	rstp5	i	jmal1	db				
mulr1	mulr1	i	mulm2	dbi				
mulm1	mulm1	i	mulm2	dbi				
	mulm2	i	bc		ms0	ror12		mulm4 mulm3 mulm4 mulm5
	mulm3	n	mulm4	db			mumul	
	mulm4	n	bc		m01		mumul	mulm6 mulm4 mulm3 mulm5
	mulm5	n	mulm4	db			mumul	
	mulm6	n	a1				mumul	
nnmw1	nnmw1	i	morw2	dbi				
nnrw1	nnrw1	i	roaw2	dbi				
nnml1	nnml1	i	nnml2	dbi		nnmw1		
	nnml2	i	morw2	db				
nnrl1	nnrl1	i	nnrl2	dbi		nnrw1		
	nnrl2	i	roal4	db				
						A-6		
nbcrl	nbcrl	i	nbcrl2	dbi		nnrw1		
	nbcrl2	i	nbcrl3	db		asbb6		
	nbcrl3	n	a1				nbsrl	
nbcml	nbcml	i	asbb6	dbi				
extr1	extr1	i	extr2	dbi				
	extr2	i	a1					
jsal1	jsal1	i	jsal2	db		ablwl		
	jsal2	i	jsaw2	db				
jsrd1	jsrd1	n	jsrd2	db				
	jsrd2	i	jsrd3	db				
	jsrd3	i	jsaw2	db				
jsaw0	jsaw0	n	jsaw1	db				
	jsaw1	i	jsaw2	db				
	jsaw2	d	jsaw3	db				
	jsaw3	d	b	dbi				
jsra1	jsra1	i	jsaw2	db				
jsrx0	jsrx0	n	jsrx1	db		aiwx0		
	jsrx1	n	bc		iii			jsrx2 jsrx3
	jsrx2	n	jsrd2	db			jsjs1	
	jsrx3	n	jsrd2	db			jsjs1	
jmau1	jmau1	n	jmal2	db		jsaw0		
jmpa1	jmpa1	i	b	db				
jma11	jma11	i	jmal2	db		ablwl		
	jma12	i	b	db				
jmpd1	jmpd1	n	bbci3	db		jsrd1		
jmpx0	jmpx0	n	jmpx1	db		aiwx0		
	jmpx1	n	bc		iii	jsrx1		jmpx2 jmpx3
	jmpx2	n	bbci3	db		jsrx2	jmjml	
	jmpx3	n	bbci3	db		jsrx3	jmjml	
dcnt1	dcnt1	n	dcnt2	db				
	dcnt2	i	bc1		ze			dcnt4 dcnt3
	dcnt3	i	dcnt5	db		rcaw2	dcdc1	
	dcnt4	i	b	db		ror12	dcdc1	
	dcnt5	i	mnrw3	db		b		

4,325,121

		43						44	
ROUTINE	LABEL	FC	NMA	TYPE	CBC	ORIGIN	ROW	DESTINATIONS	
bbci1	bbci1	n		bc	cc	dcnt1	mabb1	bbci2	bbci3
	bbci2	n	b	db		rcal3			
	bbci3	i	b	db					
bbcw1	bbcw1	n		bc	cc			bbcw3	bbci3
	bbcw3	n	malw3	db		rcal3	mabb1		
laal1	laal1	i	laal2	db		o#11			
	laal2	i	b	db		o#w1			
laaw1	laaw1	i	b	db					
leaa1	leaa1	i	leaa2	dbi					
	leaa2	i		a1			dvdv1		
lead1	lead1	i	lead2	db					
	lead2	i	b	db					
leax0	leax0	n	leax1	db		aixw0			
	leax1	i		bc	i11	aixw1		leax2	leax3
	leax2	i	leax4	db			lelx1		
	leax3	i	leax4	db			lelx1		
	leax4	n	b	db					
peax0	peax0	n	peax1	db		aixw0			
	peax1	i		bc	i11	aixw1		peax2	peax3
	peax2	i	peax4	db		aixw2	pepx1		
	peax3	i	peax4	db		aixw4	pepx1		
	peax4	n	peax5	db					
	peax5	i	peax6	db					
	peax6	d	morw2	db		bsri2			
paal1	paal1	i	paal2	db		ablw1			
	paal2	i	paaw2	db					
paaw1	paaw1	i	paaw2	db					
	paaw2	d	maul3	db		bsri2			
					A-7				
peaa1	peaa1	i	peax6	dbi					
pead1	pead1	i	pead2	dbi					
	pead2	i	pead3	dbi					
	pead3	i	peax6	db					
bsri1	bsri1	n	bsri2	db					
	bsri2	d	bsri3	db					
	bsri3	d	malw3	db					
bsrw1	bsrw1	n	bsrw2	db					
	bsrw2	d	bsrw3	db		bsri2			
	bsrw3	d	malw3	db					
	bsrw4	d	malw3	db					
unlk1	unlk1	d	unlk2	db		ldmr2			
	unlk2	d	unlk3	dbi		ablw1			
	unlk3	i	unlk4	db					
	unlk4	i		a1					
link1	link1	i	link2	db					
	link2	i	link3	db		jsrd3			
	link3	d	link4	dbi					
	link4	d	mmiw2	db					
chkr1	chkr1	i	chkr2	dbi					
	chkr2	i		bc	nv			trap1	trap1 chkr3 trap1
	chkr3	n		bc	n	dvumb	trch1	chkr4	trap1
	chkr4	n		a1			trch1		
chkm1	chkm1	i	chkr2	dbi					
rtr1	rtr1	d	rtr2	db		cmw3			
	rtr2	d	rtr3	db		malw3			
	rtr3	d	rtr4	db		smaw2			
	rtr4	d	jmal2	db					
rts1	rts1	d	rts2	db		cmw3			
	rts2	d	rts3	db		ablw1			
	rts3	i	b	db					
bcsm1	bcsm1	i	bcsm2	dbi					
	bcsm2	d		a1					
bcsr1	bcsr1	i	bcsr2	dbi		exgel			
	bcsr2	i		bc	d4			bcsr4	bcsr3
	bcsr3	n	bcsr5	db			bcbc1		
	bcsr4	n		a1			bcbc1		
	bcsr5	n		a1					
bclm1	bclm1	i	bclm2	dbi					
	bclm2	i	bcsm2	db					
bclr1	bclr1	i	bclr2	dbi		exgel			
	bclr2	i		bc	d4	bcsr2		bclr4	bclr3
	bclr3	n	bclr5	db		bcsr3	bcbc2		
	bclr4	n	bcsr4	db			bcbc2		
	bclr5	n	bcsr5	db		bclr4			

4,325,121

45

46

ROUTINE	LABEL	FC	NMA	TYPE	CBC	ORIGIN	ROW	DESTINATIONS			
btsm1	btsm1	i	mmrw3	dbi							
btsr1	btsr1	i	btsr2	dbi		exge1					
	btsi1	i	btsr2	dbi							
	btsr2	i		bc	d4			bcsr4	btsr3		
	btsr3	n		a1			bcbcl1				
tasr1	tasr1	i	tasr2	dbi							
	tasr2	i		a1							
tasm1	tasm1	n	tasm2	db							
	tasm2	d	b	db							
small1	small1	i	small2	db		malw3					
	small2	i	small3	db		ablwl					
	small3	i	small3	db							
stm1	stm1	i	stm2	db							
	stm2	n	stm3	db		aixw1					
	stm3	i		bc	iii			stm4	stm5		
	stm4	i		bc	enl	aixw2	stst1	stm5	mmrw2	stm4	mmr
	stm5	i		bc	enl	aixw4	stst1	stm5	mmrw2	stm4	mmr
smaw1	smaw1	i	smaw2	db		malw3	A-8				
				db							
	smaw2	i	smaw3	db							
	smaw3	i		bc	enl			stm5	mmrw2	stm4	mmr
stmd1	stmd1	i	stmd2	db		malw3					
	stmd2	i	stmd3	db		smaw2					
	stmd3	i		bc	enl			stm5	mmrw2	stm4	mmr
stmr1	stmr1	i	stmr2	db		rtr2		stm5	mmrw2	stm4	mmr
	stmr2	i		bc	enl			stm5	mmrw2	stm4	mmr
	stmr4	d	stmr6	db			mmst1	stm5	mmrw2	stm4	mmr
	stmr5	d		bc	enl	stmr6	mmst1	stm5	mmrw2	stm4	mmr
	stmr6	d		bc	enl			stm5	mmrw2	stm4	mmr
ldmx0	ldmx0	i	ldmx1	db		malw3					
	ldmx1	n	ldmx2	db		aixw0					
	ldmx2	i		bc	iii	aixw1		ldmx3	ldmx4		
	ldmx3	i	ldmx5	db			ldld1				
	ldmx4	i	ldmx5	db			ldld1				
	ldmx5	u	ldmx6	db		adsu2					
	ldmx6	u		bc	enl			ldmr4	mmaw2	ldmr3	mma
lmaw1	lmaw1	i	lmaw2	db		malw3					
	lmaw2	i	ldmr2	db							
ldmd1	ldmd1	i	ldmd2	db		malw3					
	ldmd2	i	ldmd3	db		lead1					
	ldmd3	i	ldmd4	db							
	ldmd4	u		bc	enl			ldmr4	mmaw2	ldmr3	mmau
lmal1	lmal1	i	lmal2	db		malw3					
	lmal2	i	lmal3	db		a#11					
	lmal3	i	ldmr2	db		a#w1					
ldmr1	ldmr1	i	ldmr2	db		malw3					
	ldmr2	d		bc	enl			ldmr4	mmaw2	ldmr3	mmr
	ldmr3	u	ldmr5	db		a#11	mmst1	ldmr4	mmaw2	ldmr3	mmr
	ldmr4	u		bc	enl		mmst1	ldmr4	mmaw2	ldmr3	mmr
	ldmr5	u		bc	enl			ldmr4	mmaw2	ldmr3	mmr
sccr1	sccr1	i		bci	cc	sccb1		roaw2	sccr2		
	sccr2	i	nbc3	db		sccb2	rosc1				
sccb1	sccb1	i		bci	cc			sccb3	sccb2		
	sccb2	i	morw2	db			scsc1				
	sccb3	i	morw2	db		smaw3	scsc1				
trpv1	trpv1	i		bci	v	bclm1		trpv2	trpv3		
	trpv2	i		a1			tvtr1				
	trpv3	i	trap3	db			tvtr1				
popm1	popm1	i	popm2	db		malw3					
	popm2	d		bci	enl	ldmr2		popm4	popm6	popm3	popm1
	popm3	d	popm5	db		a#11	popo1	popm4	popm6	popm3	popm1
	popm4	d		bc	enl	ldmr4	popo1	popm4	popm6	popm3	popm1
	popm5	d		bc	enl	ldmr5		popm4	popm6	popm3	popm1
	popm6	i	mmrw3	db			popo1				
push1	push1	i	push2	db		rtr2		push5	push3	push4	push3
	push2	i		bc	enl						
	push3	i	mmrw3	dbi		popm6	puph1				
	push4	d	push6	db			puph1				
	push5	d		bc	enl		puph1	push5	push3	push4	push1
	push6	d		bc	enl			push5	push3	push4	push1
srrw1	srrw1	i	srrw2	dbi				srrw3	nbc3		
	srrw2	i		bc	auz			srrw3	nbc3		
	srrw3	n		bc	auz		nbsr1				
sri11	sri11	i	srr12	dbi		sriw1					
sriw1	sriw1	i	srrw2	dbi							

4,325,121

47

48

ROUTINE	LABEL	FC	NMA	TYPE	CBC	ORIGIN	ROW	DESTINATIONS
srr11	srr11	i	srr12	dbi		srrw1		
	srr12	i		bc	auz	srrw2		srr13 srr14
	srr13	n		bc	auz	srrw3	srsr1	srr13 srr14
	srr14	n	srr15	db			srsr1	
	srr15	n		ai				
sftm1	sftm1	i	sftm2	dbi		tsmu1	A-9	
	sftm2	i	morw2	db				
	zzz00	n	halt1	db				
	zzz01	n	halt1	db				
	zzz02	n	halt1	db				
	zzz03	n	halt1	db				
	zzz04	n	halt1	db				
	zzz05	n	halt1	db				
	zzz06	n	halt1	db				
	zzz07	n	halt1	db				
	zzz08	n	halt1	db				
	zzz09	n	halt1	db				
	zzz0a	n	halt1	db				
	zzz0b	n	halt1	db				
	zzz0c	n	halt1	db				
	zzz0d	n	halt1	db				
	zzz0e	n	halt1	db				
	zzz0f	n	halt1	db				
	zzz10	n	halt1	db				
	zzz11	n	halt1	db				
	zzz12	n	halt1	db				
	zzz14	n	halt1	db				
	zzz15	n	halt1	db				
	zzz17	n	halt1	db				
	zzz18	n	halt1	db				
	zzz19	n	halt1	db				
	zzz1a	n	halt1	db				
	zzz1b	n	halt1	db				
	zzz1c	n	halt1	db				
	zzz1d	n	halt1	db				
	zzz1e	n	halt1	db				
	zzz1f	n	halt1	db				
	zzz20	n	halt1	db				
	zzz21	n	halt1	db				
	zzz22	n	halt1	db				
	zzz23	n	halt1	db				
	zzz24	n	halt1	db				

APPENDIX B

abbrev	meaning
rx	register (data or address) designated by R _x field in macroinstruction
rx _a	address register designated by R _x field in macroinstruction
rx _d	data register designated by R _x field in macroinstruction
rx _h	upper half (16 most significant bits) of register (data or address) designated by R _x field in macroinstruction
rx _l	lower half (16 least significant bits) of register (data or address) designated by R _x field in macroinstruction
rx _{dl}	lower half (16 least significant bits) of data register designated by R _x field in macroinstruction
ry	register (data or address) designated by R _y field in macroinstruction
ry _a	address register designated by R _y field in macroinstruction
ry _d	data register designated by R _y field in macroinstruction
ry _h	upper half (16 most significant bits) of register (data or address) designated by R _y field in macroinstruction
ry _l	lower half (16 least significant bits) of register (data or address) designated by R _y field in macroinstruction
ry _{dl}	lower half (16 least significant bits) of data register designated by R _y field in macroinstruction
rz	register (data or address) designated by 4-bit field of second word of macroinstructions using indexed addressing for specifying register to be used as the index
rz _l	lower half (16 least significant bits) of register described immediately above
db	DATA BUS (including high, low, and data sections)
db _h	DATA BUS (high section only)
db _l	DATA BUS (low section only)
db _d	DATA BUS (data section only)
db*	DATA BUS (at least data section)
db _e	sign extend sign bit onto high section of DATA BUS
edb	external data bus
dbin	data bus input buffer (including a latch) coupled to external data bus
dbin _h	upper byte (8 most significant bits) of data bus input buffer
dbin _l	lower byte (8 least significant bits) of data bus input buffer
dob	data bus output buffer coupled to external data bus
dob _h	upper byte (8 most significant bits) of data bus output buffer
dob _l	lower byte (8 least significant bits) of data bus output buffer
ab	ADDRESS BUS (including high, low, and data sections)
ab _h	ADDRESS BUS (high section only)
ab _l	ADDRESS BUS (low section only)
ab _d	ADDRESS BUS (data section only)

-continued

APPENDIX B

abbrev	meaning
5 ab*	ADDRESS BUS (at least data section)
abe	sign extend sign bit onto high section of ADDRESS BUS
aob	address output buffer coupled to external address bus
*	ADDRESS BUS (high, low, and data sections) or alternatively DATA BUS (high, low, and data sections)
10 *e	sign extend sign bit onto high section of ADDRESS BUS or alternatively onto high section of DATA BUS
psw	program status word which stores condition codes, interrupt level, trace mode bit, supervisor mode bit
15 psw _s	supervisor mode bit in the program status word
ssw	special word which monitors status of current microinstruction; accessed in event of address error or bus error to aid processor in recovery from error
20 at	temporary address register
ath	upper half (16 most significant bits) of temporary address register
atl	lower half (16 least significant bits) of temporary address register
25 sp	user or supervisor stack pointer
sph	upper half (16 most significant bits) of user or supervisor stack pointer
spl	lower half (16 least significant bits) of user or supervisor stack pointer
pc	program counter register
30 pch	upper half (16 most significant bits) of program counter register
pcl	lower half (16 least significant bits) of program counter register
dcr	decoder in data section of execution unit which is used for bit manipulation
35 reset pren	used during instruction which specifies access to multiple registers in order to advance encoder to the address of the next register to be accessed
ftu	field translation unit
idle wait	no transfers occur during this microcycle
40 tpend	a one-bit latch which indicates whether the current macroinstruction should implement a trace upon completion of the macroinstruction
inl	latch which stores the interrupt level of the interrupting device upon recognition of an interrupt for subsequent transfer into program status word
45 trap	stores vector which can be supplied to field translate unit for addressing a trap routine in event of trap condition (e.g. divide-by-zero)
corf	correction factor for decimal arithmetic which can be provided to ALU
50 'sr c-alu-alue'	shift right used in multiply operation; carry bit coupled to msb of ALU; 1sb of ALU coupled to msb of ALUE

55

60

65

APPENDIX C

CBC Conditional Branch Choice

CBC	VARIABLE	SOURCE	VALUES	C1	CO	REMARKS
0	ill	irc	0	0	0	
			1	1	1	
1	aux	eu	0	1	1	
			1	0	1	
11	aux	eu	0	1	1	
			1	0	0	
2	c	psw	0	0	1	
			1	0	0	
12	c	psw	0	1	1	
			1	1	0	
3	z	psw	0	0	0	
			1	1	1	
4	nz1	psw	00	1	0	n^z
			10	0	1	
			x1	1	1	
5	n	psw	0	0	1	
			1	1	1	
15	n	psw	0	1	0	
			1	1	1	
6	nz2	psw	00	1	1	n^z
			1x, x1	0	1	
7	ms0	eu, ird	x0	1	1	ir[B]^value[0]
			01	0	1	
			11	1	0	
8	m01	eu, ird	1xxx	0	0	aux^ir[B]^value[1:0]
			000x	1	1	
			001x	0	1	
			0100	1	1	
			0101	0	1	
			0110	1	0	
			0111	1	1	
a	ze	eu	0	1	1	
			1	0	0	
b	nv	psw	x1, 0x	1	1	n^v
			10	0	0	
c	d4	dcr	0	1	1	
			1	0	1	
1c	d4	dcr	0	1	1	
			1	1	0	
d	v	psw	0	1	1	
			1	0	0	
e	en1	eu, ird	00	1	0	end^ir[6]
			10	1	1	
			x1	0	0	
1e	en1	eu, ird	00	1	0	
			10	1	1	
			x1	0	1	
9	cc	psw	0 F	0	1	
			1 T	1	1	
19	cc	psw	0 F	1	0	
			1 T	1	1	

APPENDIX D	
abbrev	meaning
ill	bit 11 in IRC register (IRC11); signifies whether or not to sign extend for indexed addressing
auz	arithmetic unit result equals zero (AU=0)
c	ALU carry bit stored in program status word (PSWC)
z	ALU result equals zero bit stored in program status word (PSWZ)
nzl	logical combination of n and z condition codes (PSWN, PSWZ); used in signed-division algorithm
n	ALU result negative bit stored in program status word (PSWN)
nz2	logical combination of n and z condition codes (PSWN, PSWZ); used in signed-division algorithm
mso	logical combination of bit 8 in IRD register (IRD8) and bit 0 in ALUE shift register (ALUE 0); used in multiply algorithm
m0l	logical combination of auz (AU=0); bit 8 in IRD register (IRD8), and bits 1 and 0 in ALUE shift register (ALUE1, ALUE0); used in multiply algorithm
ze	local copy of ALU result equal to zero (LOCZ); local copy required apart from z bit in program status word for operations which must test ALU=0 without changing program status word, such as "Decrement Counter and Branch if Non-Zero" (DCNT) macroinstruction
nv	logical combination of n and v condition codes (PSWN, PSWV); used in "Check Register Against Bounds" (CHK) macroinstruction
d4	bit 4 of the decoder in the data section of the execution unit used for bit manipulation (DCR4); bit 4 specifies whether upper half or lower half of 32-bit register is required for bit manipulation
v	ALU result overflow bit stored in program status word (PSWV)

APPENDIX D	
abbrev	meaning
5 enl	logical combination of bit 6 in IRD register (IRD6) and signal generated by the multiple register access encoder in execution unit which indicates that all registers specified have been accessed (END)
cc	4-bit field of macroninstruction stored in IRD register (IRDB-IRD8) which specifies conditions to be tested for "Branched Conditionally" (Bcc) and "Set According to Condition" (Scc) macroinstructions
irc	IRC register 52 in FIG. 4
eu	execution unit
psw	program status word register 86 in FIG. 4
15 ird	IRD register 56 in FIG. 4
der	bit manipulation decoder in data section of execution unit

APPENDIX E			
cc	abbrev	meaning	condition
0	—	branch always, set always	
1	—	never branch, reset always	
2	HI	high	$\bar{z} \cdot \bar{c}$
3	LS	low or same	$z + c$
4	CC	carry clear	\bar{c}
5	CS	carry set	c
6	NE	not equal	\bar{z}
7	EQ	equal	z
8	VC	no overflow	\bar{v}
9	VS	overflow	v
30 A	PL	plus	\bar{n}
B	MI	minus	n
C	GE	greater or equal	$n \cdot v + \bar{n} \cdot \bar{v}$
D	LT	less	$\bar{n} \cdot v + n \cdot \bar{v}$
E	GT	greater	$\bar{z} \cdot n \cdot v + \bar{z} \cdot \bar{n} \cdot \bar{v}$
F	LE	less or equal	$z + \bar{n} \cdot v + n \cdot \bar{v}$

40

45

50

55

60

65

APPENDIX F

Mnemonic	Description	Operand			
ABCD	Add Decimal with Extend	8	MOVE	Move Status Register	16
ADD	Add Binary	8, 16, 32	Status		
ADDA	Add Address	16, 32	MOVE USP	Move User Stack Pointer	32
ADDI*	Add Immediate	8, 16, 32	MOVEM	Move Multiple Registers	16, 32
ADDQ*	Add Quick	8, 16, 32	MOVEP	Move Peripheral	16, 32
ADDX	Add Extended	8, 16, 32	MOVEQ*	Load Register Quick	32
AND	Logical AND	8, 16, 32	MULS	Signed Multiply	16*16 → 32
ANDI*	Logical AND Immediate	8, 16, 32	MULU	Unsigned Multiply	16*16 → 32
ASL, ASR	Arithmetic Shift	8, 16, 32	NBCD	Negate Decimal with Extend	8
BCC	Conditional Branch	8, 16	NEG	Negate Binary	8, 16, 32
BCHG	Test a Bit and Change	16, 32	NEGX	Negate Binary with Extend	8, 16, 32
BCLR	Test a Bit and Clear	16, 32	NOP	No operation	—
BRA	Unconditional Branch	8, 16	NOT	Logical Complement	8, 16, 32
BSET	Test a Bit and Set	16, 32	OR	Inclusive OR	8, 16, 32
BSR	Subroutine Branch	8, 16	ORI*	Inclusive OR Immediate	8, 16, 32
BTST	Test a Bit	16, 32	PEA	Push Effective Address	32
CHK	Check register against bounds	16	RESET	Reset External Devices	—
CLR	Clear an operand	8, 16, 32	ROL, ROR	Rotate without Extend	8, 16, 32
CMPI*	Compare Immediate	8, 16, 32	ROXL,		
CMPL	Compare Memory	8, 16, 32	ROXR	Rotate with Extend	8, 16, 32
DCNT	Decrement Counter and Branch if Non-zero	—	RTE	Return from Exception	—
DIVS	Signed Divide	32/16 → 32	RTR	Return and Restore Condition Codes	—
DIVU	Unsigned Divide	32/16 → 32	RTS	Return from Subroutine	—
EOR	Exclusive OR	8, 16, 32	SBCD	Subtract Decimal with Extend	8
EORI*	Exclusive OR Immediate	8, 16, 32	SCC	Set Conditionally	8
EXG	Exchange Registers	32	STOP	Stop	—
EXT	Sign Extend	8, 16 → 16, 32	SUBA	Subtract Address	16, 32
JMP	Unconditional Jump	—	SUBI*	Subtract Immediate	8, 16, 32
JSR	Subroutine Jump	—	SUBQ*	Subtract Quick	8, 16, 32
LEA	Load Effective Address	32	SUBX	Subtract Extended	8, 16, 32
LINK	Link and Allocate	—	SWAP	Swap Register Halves	16 → 16
LSL, LSR	Logical Shift	8, 16, 32	TAS	Test Operand, then Set	8
MOVE	Move	8, 16, 32	TRAP	Trap	—
MOVE CC	Move Condition Code	16	TRAPV	Trap on Overflow	—
			TST	Test Operand	8, 16, 32
			TST	Test Operand	8, 16, 32
			UNLK	Unlink	—

Line Number = Bits [15:12]

0000	-- Bit Manipulation/MOVEP/Immediate
0001	-- Move Byte
0010	-- Move Long
0011	-- Move Word
0100	-- Miscellaneous
0101	-- ADDQ/SUBQ/ScC
0110	-- Bcc
0111	-- MOVEQ/DCNT
1000	-- OR/DIV/SBCD
1001	-- SUB/SUBX
1010	-- (Unassigned, reserved)
1011	-- CMP/EOR
1100	-- AND/MUL/ABCD/EXG
1101	-- ADD/ADDX
1110	-- Shift/Rotate
1111	-- (Unassigned, reserved)

Dynamic Bit

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	Register			1	Type		Effective Address					

Static Bit

0	0	0	0	1	0	0	0	Type		Effective Address					
---	---	---	---	---	---	---	---	------	--	-------------------	--	--	--	--	--

Bit Type Codes: TST = 00, CHG = 01, SET = 10, CLR = 11

MOVEP

0	0	0	0	Register			Op-Mode		0	0	1	Register			
---	---	---	---	----------	--	--	---------	--	---	---	---	----------	--	--	--

OR Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	Size		Effective Address					

AND Immediate

0	0	0	0	0	0	1	0	Size		Effective Address					
---	---	---	---	---	---	---	---	------	--	-------------------	--	--	--	--	--

SUB Immediate

0	0	0	0	0	1	0	0	Size		Effective Address					
---	---	---	---	---	---	---	---	------	--	-------------------	--	--	--	--	--

ADD Immediate

0	0	0	0	0	1	1	0	Size		Effective Address					
---	---	---	---	---	---	---	---	------	--	-------------------	--	--	--	--	--

ECQ Immediate

0	0	0	0	1	0	1	0	Size		Effective Address					
---	---	---	---	---	---	---	---	------	--	-------------------	--	--	--	--	--

CMP Immediate

0	0	0	0	1	1	0	0	Size		Effective Address					
---	---	---	---	---	---	---	---	------	--	-------------------	--	--	--	--	--

MOVE Byte

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1		Destination		Source								
					Register		Mode		Mode		Register				

MOVE Long

0	0	1	0		Destination		Source								
					Register		Mode		Mode		Register				

MOVE Word

0	0	1	1		Destination		Source								
					Register		Mode		Mode		Register				

NEGX

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0		Size	Effective Address					

MOVE from SR

0	1	0	0	0	0	0	0	1	Effective Address						
---	---	---	---	---	---	---	---	---	-------------------	--	--	--	--	--	--

CLR

0	1	0	0	0	0	1	0		Size	Effective Address					
---	---	---	---	---	---	---	---	--	------	-------------------	--	--	--	--	--

NEG

0	1	0	0	0	1	0	0		Size	Effective Address					
---	---	---	---	---	---	---	---	--	------	-------------------	--	--	--	--	--

MOVE to CC

0	1	0	0	0	1	0	0	1	1	Effective Address					
---	---	---	---	---	---	---	---	---	---	-------------------	--	--	--	--	--

NOT

0	1	0	0	0	1	1	0		Size	Effective Address					
---	---	---	---	---	---	---	---	--	------	-------------------	--	--	--	--	--

MOVE to SR

0	1	0	0	0	1	1	0	1	1	Effective Address					
---	---	---	---	---	---	---	---	---	---	-------------------	--	--	--	--	--

NBCD

0	1	0	0	1	0	0	0	0	0	Effective Address					
---	---	---	---	---	---	---	---	---	---	-------------------	--	--	--	--	--

PEA

0	1	0	0	1	0	0	0	0	1	Effective Address					
---	---	---	---	---	---	---	---	---	---	-------------------	--	--	--	--	--

SWAP

0	1	0	0	1	0	0	0	0	1	0	0	0	Register		
---	---	---	---	---	---	---	---	---	---	---	---	---	----------	--	--

MOVEM Registers to EA

0	1	0	0	1	0	0	0	1	Sz	Effective Address					
---	---	---	---	---	---	---	---	---	----	-------------------	--	--	--	--	--

EXT

0	1	0	0	1	0	0	0	1	Sz	0	0	0	Register		
---	---	---	---	---	---	---	---	---	----	---	---	---	----------	--	--

TST

0	1	0	0	1	0	1	0		Size	Effective Address					
---	---	---	---	---	---	---	---	--	------	-------------------	--	--	--	--	--

TAS

0	1	0	0	1	0	1	0	1	1	Effective Address					
---	---	---	---	---	---	---	---	---	---	-------------------	--	--	--	--	--

MOVEM EA to Registers

0	1	0	0	1	1	0	0	1	Sz	Effective Address					
---	---	---	---	---	---	---	---	---	----	-------------------	--	--	--	--	--

TRAP

0	1	0	0	1	1	1	0	0	1	0	0	Vector			
---	---	---	---	---	---	---	---	---	---	---	---	--------	--	--	--

LINK

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	0	1	0	Register		

UNLK

0	1	0	0	1	1	1	0	0	1	0	1	1	Register		
---	---	---	---	---	---	---	---	---	---	---	---	---	----------	--	--

MOVE USP

0	1	0	0	1	1	1	0	0	1	1	0	dr	Register		
---	---	---	---	---	---	---	---	---	---	---	---	----	----------	--	--

dr (direction): 0 — to USP, 1 — from USP

RESET

0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

NOP

0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
 STOP

0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

RTE

0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

RTS

0	1	0	0	1	1	1	0	0	1	1	1	0	1	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

TRAPV

0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

RTR

0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

JSR

0	1	0	0	1	1	1	0	1	0	Effective Address					
---	---	---	---	---	---	---	---	---	---	-------------------	--	--	--	--	--

JMP

0	1	0	0	1	1	1	0	1	1	Effective Address					
---	---	---	---	---	---	---	---	---	---	-------------------	--	--	--	--	--

MOVEP

0	1	0	0	Data Register			Op-Mode		0	0	1	Addr Register			
---	---	---	---	---------------	--	--	---------	--	---	---	---	---------------	--	--	--

CHK

0	1	0	0	Register			1	1	0	Effective Address					
---	---	---	---	----------	--	--	---	---	---	-------------------	--	--	--	--	--

LEA

0	1	0	0	Register			1	1	1	Effective Address					
---	---	---	---	----------	--	--	---	---	---	-------------------	--	--	--	--	--

ADDQ

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	Data			0	Size		Effective Address					

SUBQ

0	1	0	1	Data			1	Size		Effective Address					
---	---	---	---	------	--	--	---	------	--	-------------------	--	--	--	--	--

SCC

0	1	0	1	Condition			1	1	Effective Address						
---	---	---	---	-----------	--	--	---	---	-------------------	--	--	--	--	--	--

Bcc

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	Condition			8-bit Displacement								

MOVEQ

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	Register			0	Data							

DCNT (Displacement is always negative)

0	1	1	1	Register			1 - Displacement								
---	---	---	---	----------	--	--	------------------	--	--	--	--	--	--	--	--

OR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	Register			Op-Mode		Effective Address						

DIVU

1	0	0	0	Register			0	1	1	Effective Address					
---	---	---	---	----------	--	--	---	---	---	-------------------	--	--	--	--	--

DIVS

1	0	0	0	Register			1	1	1	Effective Address					
---	---	---	---	----------	--	--	---	---	---	-------------------	--	--	--	--	--

SECD

1	0	0	0	Dest'n Register	1	0	0	0	0	R/M	Source Register
---	---	---	---	--------------------	---	---	---	---	---	-----	--------------------

R/M (register/memory): register - register = 0, memory - memory = 1

SUB

SUBA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	Register	Op-Mode	Effective Address									

SUBX

1	0	0	1	Dest'n Register	1	Size	0	0	R/M	Source Register
---	---	---	---	--------------------	---	------	---	---	-----	--------------------

R/M (register/memory): register - register = 0, memory - memory = 1

CMP

CMPA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	Register	Op-Mode	Effective Address									

EOR

1	0	1	1	Register	1	Size	Effective Address								
---	---	---	---	----------	---	------	-------------------	--	--	--	--	--	--	--	--

CMPM

1	0	1	1	Register	1	Size	0	0	1	Register
---	---	---	---	----------	---	------	---	---	---	----------

AND

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Register	Op-Mode	Effective Address									

MULU

1	1	0	0	Register	0	1	1	Effective Address							
---	---	---	---	----------	---	---	---	-------------------	--	--	--	--	--	--	--

MULS

1	1	0	0	Register	1	1	1	Effective Address							
---	---	---	---	----------	---	---	---	-------------------	--	--	--	--	--	--	--

ABCD

1	1	0	0	Dest'n Register	1	0	0	0	0	R/M	Source Register
---	---	---	---	--------------------	---	---	---	---	---	-----	--------------------

R/M (register/memory): register - register = 0, memory - memory = 1

EXGD

1	1	0	0	Data Register	1	0	1	0	0	0	Data Register
---	---	---	---	------------------	---	---	---	---	---	---	------------------

EXGM

1	1	0	0	Data Register	1	0	1	0	0	1	Address Register
---	---	---	---	------------------	---	---	---	---	---	---	---------------------

EXGA

1	1	0	0	Address Register	1	1	0	0	0	1	Address
---	---	---	---	---------------------	---	---	---	---	---	---	---------

ADD

ADDA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	Register	Op-Mode	Effective Address									

ADDX

1	1	0	1	Dest'n Register	1	Size	0	0	R/M	Source Register
---	---	---	---	--------------------	---	------	---	---	-----	--------------------

R/M (register/memory): register - register = 0, memory - memory = 1

Data Register Shifts

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	Count/Register			d	Size		i/r	Type		Register		

Memory Shifts


1	1	1	0	0	Type	d	1	1	Effective Address						
---	---	---	---	---	------	---	---	---	-------------------	--	--	--	--	--	--

Shift Type Codes: AS = 00, LS = 01, ROX = 10, RO = 11

d (direction): Right = 0, Left = 1







i/r (count source): Immediate Count = 0, Register Count = 1

APPENDIX H





67

68



adsw2



E

au --> aob,pc (dbin) --> dbe --> at,au edb --> dbin,irc (rtd) --> abe --> dcr 0 --> au		trix db z ubdy	
275 abw1 abw1		275 abw1 abw1	
179 adrl1 adrl1		179 adrl1 adrl1	
(dbin) --> abe --> alu edb --> dbin (rtd) --> dbe --> aob,au -1 --> alu +2 --> au		trop db in ubdy	
179 adrl1 adrl1		179 adrl1 adrl1	

F

au --> db --> aob,au (dbin) --> abe --> alu edb --> dbin -1 --> alu +2 --> au		trix db in	
235 adsl2 adsl2		235 adsl2 adsl2	
348 adrl2 adrl2		348 adrl2 adrl2	
au --> ab --> aob,at (dbin) --> dbe --> alub, edb --> dbin (pc) --> db --> au +2 --> au		trop a3 z	
348 adrl2 adrl2		348 adrl2 adrl2	

G

au --> ab --> aob,at (dbin) --> dbe --> alub, edb --> dbin (pc) --> db --> au +4 --> au		trix a3 z	
5 adsl3 adsl3		5 adsl3 adsl3	

H

E

73

O	
au → db → aob, au	trm
(dbin) → ab → rya	
edb → dbin	db
+2 → au	z
	uhdt
299 cell cell	

(dbin) → abe → alu	np
0 → alu	db
	5n
	uhay
107 alu10 alu0	

(dbin) → abe → alu	trap
edb → dbin	db
(rya) → db → aob, au	ln
-1 → alu	uhay
+2 → au	
174 pin1 adrl1	

y
edw1

G

C	
alu → ee → au	lriz
au → aob	bc
(rya) → e → au	z
126 alu1 alu1	

au → db → aob, at, au	trap
(dbin) → dbd → alub,	db
+2 → au	z
274 pin12 pin12	

4,325,121

74

→ alu19 if ircf11=1
→ alu12 if ircf11=0

D	
au → ab → rya	prop
edb → dbin	a3
(pc) → db → au	z
+2 → au	
216 pin13 pin13	

75

76

E

(dbin) → abe → alu	np
(rva) → db → au	db
-1 → alu	in
-4 → au	utrg
ee pdc11 pdc11	

F

0	drop
au → db → aob, au, rga	db
edb → dbin	x
+2 → au	
af pdc12 pdc12	

G

H

|
 |
 v
 edr12

SHEET A

6

7

au → e → au		priz
edb → dbin,irc		
(r1) → ee → au		db
reset prn		z
124 a1r12		ainu2

—
—
—
adu12


au → e → au		priz
edb → dbin,irc		
(r1) → e → au		db
reset prn		z
104 a1r15		ainu4

—
—
—
adu12

J

K

L



HEET A

3

alu	→	db	→	au	trn
au	→	sub,pc			db
(dbin)	→	db	→	alu	ll
edb	→	irc			drub
-1	→	alu			mem1
0	→	au			
383		mem1			

alu	→	dob	twop
au	→	anh	
(ir)	→	ird	
(pc)	→	db	
+2	→	au	
38b	mem2	mem2	

4

		O =			
au	→	pc			twop
(dbin)	→	abs	→	alu,db	
(rta)	→	dh	→	sub,au	db
-1	→	alu			ll
+1,+2	→	au			rsub
388		mem1		mem1	

(pc)	→	db	→	sub,au	trn
+2	→	au			db1
					z
328					

5

alu	→	db	→	au	trn
au	→	sub,pc			db
(dbin)	→	db	→	alu	ll
edb	→	irc			rsub
(rta)	→	db	→	au	
-1	→	alu			mem1
80		mem1			

mem2

edb	→	dbin,irc	trn
(ir)	→	irc	db
			z
26		mem3	mem3

alu --> abe --> alu	np	
0 --> alu	db	
	5n	
	rshk	
389 maw0 maw0		

v
maw1

M

alu --> ee --> au	trln	
au --> aob,pc	bc	
(rsa) --> e --> au	r	
111 maw1 maw1		

---> maw3 if irc[11]=1
---> maw2 if irc[11]=0

N

au --> pc	o m	twop
(dbin) --> abe --> alu,dbi		
(rsa) --> db --> aob,au		dbi
-1 --> alu		11
+1,+2 --> au		rshk
38c maw1 maw1		maw1

↓

au --> ab --> rta	o	tris
adb --> dbin,irc		
(ir) --> irc		ai
(pc) --> db --> aob,au		r
+2 --> au		
23 maw2 maw2		maw2

O

au --> ab --> au	trln	
(dbin) --> abd --> alu	db	
adb --> irc	11	
(r11) --> dbe --> au		
-1 --> alu		
210 maw2 maw2		

↑
maw2

P

au --> ab --> au	trln	
(dbin) --> abd --> alu	db	
adb --> irc	11	
(r11) --> db --> au		
-1 --> alu		
240 maw3 maw3		

↑
maw2

au -> sub,pc	O	trix
(dbin) -> abe -> alu		
add -> dbin,irc		dbi
(ria) -> db -> au		
-1 -> alu		li
-1, -2 -> au		riuk
81 mem-1		mem-1

alu -> deb	O a	twop
au -> ab -> sub,ria		
(ir) -> ird		a1
(pc) -> db -> au		
+2 -> au		
29 mem-2		mem-2

O

P

SHEET B

0

1

2

87

B

C

D

malw3

05XW5

au --> pc	dbd --> alub	np
(dbin) --> dcr	abe --> dcr	db
(rqa) --> db	db --> au	z
-1, -2 --> au		rxy
3c4 asw1 pcw1		

au --> db	ab --> aob, au, pc	fix
(dbin) --> ab	ab --> alu, r1	dbi
-1 --> alu		lir
+2 --> au		r1r
ab arg1 arg1		

au --> e	aob, rya	prop
(dbin) --> aob	abe --> alu	db
-1 --> alu		in
100 asw2 asw2		

(alub) --> alu	fix
(alub) --> db	al
adb --> dbin, lrc	lir
(lr) --> lrd	lir
-1 --> alu	
66 arg12 arg12	

adb --> dbin	prop
(r1a) --> db	db
-1, -2 --> au	z
102 asw3 asw3	

au --> e	aob, at, r1a	prop
(dbin) --> dbe	abe --> alub	dbi
adb --> dbin		z
212 asw4 asw4		

au --> db	ath	trim
(alub) --> alu		db
au --> aob, pc		in
(dbin) --> ab	atl	dxub
adb --> dbin		
-1 --> alu		
2b9 mal1 mal1		

au --> dob	twop
(ath) --> dba	ab, au
(atl) --> ab	alu
(dbin) --> dbi	ab, au
-1 --> alu	li
+2 --> au	
2b6 mal2 mal2	

au --> dob	twop
(alub) --> alu	dbi
au --> aob	lir
(pc) --> db	au
-1 --> alu	
+2 --> au	
2b7 mal3 mal3	

A

3

alu --> dbe --> au	trin
au --> aob,pc	
(dbin) --> abe --> alu	db
edb --> irc	
-1 --> alu	li
0 --> au	rsuk
	masw1
387 masw1	
→	
alu --> ab --> at1	tuop
(alub) --> alu	
(alub) --> dbd --> deb	db
au --> db --> aob,au	
-1 --> alu	lp
+2 --> au	
	masw2
369 masw2	
→	
(at1) --> ab --> deb	tuop
au --> aob	
(ir) --> irc	db
(pc) --> db --> au	
+2 --> au	
	masw3
155 masw3	
→	
b	

4

(alub) --> dbd --> deb	tuop
au --> pc	
(dbin) --> abe --> alu	db
(rse) --> db --> aob,au	
-1 --> alu	li
+2 --> au	rsuk
	masw1
82 masw1	
→	
alu --> deb	tuop
(alub) --> alu	
au --> db --> aob,au	db1
-1 --> alu	
+2 --> au	lp
	masw2
288 masw2	
→	

mmrw2

5

alu --> dbe --> au	trin
au --> aob,pc	
(dbin) --> abd --> alu	db
edb --> irc	
(rse) --> ab --> au	li
-1 --> alu	rsuk
	masw1
84 masw1	
→	

mdw12

alu --> abe --> alu	np
0 --> alu	db
	5n
	rsub
384 mml0 mmlw0	

mmw1 1

alu --> de --> au	irin
au --> aob,pc	bc
(rta) --> e --> au	z
115 mml1 mmlw1	

mmw13 if frc[113]=1

mmw12 if frc[113]=0

(alu) --> dbd --> dob	twop
au --> pc	db
(dbin) --> abe --> alu	li
(rta) --> db --> aob,au	rsub
-1 --> alu	
+2 --> au	
86 mml1 mmlw1	

alu --> dob	twop
(alub) --> alu	dbi
au --> db --> aob,au	lf
-1 --> alu	
+2 --> au	
244 mml2 mmlw2	

au --> ab --> au	irin
(dbin) --> abd --> alu	db
adb --> irc	li
(rta) --> db --> au	
-1 --> alu	
244 mml3 mmlw3	

mmlw2

au --> ab --> au	irin
(dbin) --> abd --> alu	db
adb --> irc	li
(rta) --> dbe --> au	
-1 --> alu	
214 mml2 mmlw2	

mmlw2

0	
au -> aob,pc	trix
(dbin) -> abe -> alu	
adb -> dbin,irc	dbi
(rsa) -> db -> au	
-1 -> alu	li
-1,-2 -> au	rsub
65 mem11 mem12	

A

93

0	
alu -> deb	trap
(alub) -> alu	
au -> db -> aob,au	db
-1 -> alu	if
-2 -> au	
24 mem12 mem12	

B

4,325,121

mem2

C

94

D

(alub) --> alu	trix
(at) --> db --> au	
(dbin) --> dbd --> alu	db
edb --> dbin, irc	2l
(pc) --> ab --> aob	
0 --> au	
c3 asw5 asw5	

morw2

E

au --> db --> aob, au, pc	trix
(ry) --> ab --> alu, at	
-1 --> alu	dbi
+2 --> au	li
	rsuk
3c1 rrg1 rrg1	rrg1

>

alu --> ab --> rrl	trix
edb --> dbin, irc	
(ir) --> irc	al
(pc) --> db --> au	znp
+2 --> au	
23a rrg2 rrg2	rrg2

F

au --> db --> aob, au	trix
(dbin) --> ab --> aob	
edb --> dbin	db
+2 --> au	z
	dsuk
1ee relw1 relw1	relw1

>

(ath) --> dbh --> au	trix
au --> aob, pc	
(dbin) --> dbi --> au	db
edb --> irc	
(ryl) --> ab --> alu, atl	li
-1 --> alu	
0 --> au	
2ba relw2 relw2	relw2

morw2

G

au --> pc	np
(dbin) --> dbd --> alub	
(rd) --> abe --> dcr	db
(rya) --> db --> au	z
-1, -2 --> au	rsrv
3c8 asl1 pcul	pcul

asxl 2

H

au --> db --> aob, au, pc	trix
(ryl) --> abe --> at	
+2 --> au	dbi
	z
	rsuk
239 rrg1 rrg1	rrg1

rrgl 2

3

au → aob,pc	trln
(dln) → dbe → au	
adb → irc	db
(ryl) → ab → alu,atl	
-1 → alu	ll
0 → au	druk
3a2 radeu1 radeu1	

mdww2

4

au → pc	tuop
(rya) → db → aob,au	
(ryl) → ab → alu,dob	dbi
-1 → alu	ll
+1,+2 → au	riuk
2d2 radeu1 radeu1	

mmrw2



5

au → aob,pc	trln
(dln) → ae → au	
adb → irc	db
(rya) → e → au	
	ll
	riuk
3a3 radeu1 radeu1	

97

au → aob	tuop
(pc) → db → au	
(ryl) → ab → alu,dob	dbi
-1 → alu	ll
+2 → au	
132 radeu2 radeu2	

b



au --> sub,pc	0	trix
edb --> dbin,irc		
(rsa) --> db --> au		dbi
(ryl) --> ab --> alu		li
-1 --> alu		rsut
-1,-2 --> au		
232	ramel	ramel

101

mmmw2


F

4,325,121

G

102

H



SHEET B

3

au → aob,pc	trln
(dbin) → db → au	db
edb → irc	ll
(ryl) → ab → alu,atl	drub
-1 → alu	
0 → au	
3a6 raul1 raul	

raul 3

4

au → pc	tuop
(rse) → db → aob,au	
(ryh) → ab → alu,dob	db
+2 → au	z
	rsub
2a0 rar11 rar11	

au → aob	tuop
(pc) → db → au	
(ryl) → ab → alu,dob	dbi
-1 → alu	ll
0 → au	
9 rar12 rar12	

(alub) → alu	trix
au → db → aob,au,pc	
edb → dbin,irc	al
(lr) → lrd	lf
-1 → alu	
+2 → au	
308 rar13 rar13	

5

au → aob,pc	trln
(dbin) → ee → au	db
edb → irc	z
(rse) → e → au	rsub
3a7 rad11 rad11	

au → db → aob,au	tuop
(ryh) → ab → alu,alub,	db
-1 → alu	lf
+2 → au	
2b4 rad12 rad13	

au → aob	tuop
(pc) → db → au	
(ryl) → ab → alu,dob	dbi
-1 → alu	ll
+2 → au	
136 rad13 radu2	

rmr1 3

J

K

L

(dbin) → abe → alu 0 → alu	np db 5n rsuh	size0
ief	raio	size0

rmx11

alu → ee → au au → aob,pc (rsa) → e → au	irin bc z	size1
11d	raii	size1



au → pc (rsa) → db → aob,au (ryh) → ab → alu,db +2 → au	twop db z rsuh	raii
294	raii	raii

au → db → aob,au (ryl) → ab → alu,db -1 → alu +2 → au	twop dbi li	raii2
c	raii2	raii2

J

au → e → au edb → dbin,irc (rs) → ee → au reset prn	prin db z	size2
12c	raii2	size2

rmx12

K

au → e → au edb → dbin,irc (rs) → e → au reset prn	prin db z	size4
12c	raii3	size4

rmx12

(alub) → alu au → ab → rsa edb → dbin,irc (lr) → lrd (pc) → db → aob,au -1 → alu +2 → au	trix al lf	raii3
d	raii3	raii3

L

au --> aob.pc	0	trix
ab --> dbin.irc		
(rta) --> db --> au		dbi
(rta) --> ab --> alu		
-1 --> alu		li
-1,-2 --> au		rsub
236 rml1 rml2		rml1

alu --> deb	0	loop
au --> db --> aob.au		
(rta) --> ab --> alu		db
-1 --> alu		lp
-2 --> au		
0 rml2 rml12		rml12

mmmw2

alu --> abe --> alu	trap
au --> db --> aob,et,au,rc	db
(dbin) --> dbd --> alu	
adb --> dbin	2i
+2 --> au	
c0 asrl6 asrl6	

alu --> dob	trap
au --> aob	
(dbin) --> dbe --> au	dbi
0 --> au	
c1 asrl7 asrl7	

(et) --> db --> au	trap
au --> aob,pc	
(dbin) --> dbd --> alu	dbi
adb --> dbin,irc	
(rsl) --> ab --> alu	2i
0 --> au	
38a morw1 morw1	utuk

alu --> dob	trap
au --> aob	
(ir) --> ird	ai
(pc) --> db --> au	
+2 --> au	
38f morw2 morw2	

(et) --> db --> au	trap
au --> aob,pc	
(dbin) --> dbd --> alu	dbi
adb --> dbin,irc	
(rsl) --> ab --> alu	2i
0 --> au	
38e morl1 morl1	utuk

alu --> dob	trap
(alub) --> dbd --> alu	
au --> db --> aob,au	db
(rsh) --> ab --> alu	
-2 --> au	3f
349 morl2 morl2	

morw2

(alub) --> alu	trap
(et) --> db --> au	
(dbin) --> dbd --> alu	db
adb --> dbin,irc	
(pc) --> ab --> aob	3f
0 --> au	
c2 asrl8 asrl8	

morw2

C	
au --> aob.pc	iriz
(dbin) --> abe --> alu.at	
(rsl) --> db --> alu	dbi
	2i
	rsub
	romel

rrgw2

C	
au --> aob.pc	iriz
(dbin) --> abe --> alu.at	
(rsl) --> db --> alu	dbi
	2i
	rsub
	romel

>	
alu --> ab --> rsl	iriz
(alub) --> alu	
adb --> dbin.irc	db
(rsh) --> db --> alu	3p
	rom12

rom13

C	
au --> aob.pc	iriz
(dbin) --> abe --> alu.at	
(rsl) --> db --> alu	dbi
	2i
	rsub
	romel

rom2

alu --> ab --> rsh	np
(lr) --> lrd	
(pc) --> db --> au	al
+2 --> au	z
	rom13

C	
au --> aob.pc	iriz
(rsl) --> db --> alu	
(rsl) --> abe --> alu.at	dbi
	2i
	rsub
	romel

rrgw2

au → aob,pc	1r1z
(r11) → db → alu	
(r11) → aob → alu,at	db1
	21
	r1uh
1c5 ror11 ror1	

M

alu → e → r1	1r1z
adb → dbin,ipc	
	db
	z
3e3 ror12 ror12	

N

ror13

(r1h) → db → alu	np
(r1h) → ab → alu	db
	3p
30e ror13 ror13	

P

rom13

au → aob,pc	1r1z
(r11) → ab → alu	
(r11) → db → alu	db1
	21
	u1ry
101 ror11 ror1	

alu → ab → r1	1r1z
adb → dbin,ipc	
(1p) → 1rd	al
(pc) → db → au	np
+2 → au	
297 ror12 ror12	

ror13

(r1h) → ab → alu	np
(r1h) → db → alu	db
	3p
30a ror13 ror13	

ror14

au → aob,pc	1r1z
(r11) → ab → alu	
(r11) → db → alu	db1
	21
	u1ry
105 ror11 ror1	

alu → e → r1	1r1z
adb → dbin,ipc	
	db
	z
309 ror12 ror12	

M

au → aob,pc	iris
(r11) → db → alu	
(r91) → aha → alu,at	db1
	21
	rsub
ic9 rera1 rera1	rom1

117

N

alu → e → r11	iris
edb → dbin,irc	db
	5
3ab rera2 rera2	rom2

4,325,121

rom3

O

118

P

(ah) → ab → alu	np
(rsh) → db → alu	db
	3p
30p rera3 rera3	rom3

Q

alu	→	ab	→	ryh	np
(ir)	→	ir	→	ir	al
(pc)	→	db	→	au	i
+2	→	au			
30b real4 real4					real4

R


S

T

'idle wait'		np
		bc
		z
2d9	dvum5	dvum5

A

B




au → pc	np
(rdl) → dbd → alu	
(rdl) → ab → alu, alu	db
-1 → alu	ll
	rsub
17e dvc01	dvc01

dvu03

au → pc	ab → alu, alu	np
(dbin) →	dbd → alu	db
(rsl) →		ll
-i → alu		rsub
17c	4vs02	dvu01

(alub) → alu	np
0 → alu	bc
	21
2f2	dvu03
	dvu03



C

298	dvum5	dvum5
(atl) → ab → alu	np	
-1 → alu	db	
	ll	

dvum5


D

alu → dbd → alub	np
ftu → db → au	
(rsh) → ab → alu, atl	db
-1 → alu	
+1 → au	ll
6d	dvu03
	dvu03




dvu06

ftu → db → au	np	
(rsh) → ab → alu, atl	db	
-1 → alu	ll	
+1 → au		
ad	dvu04	dvu03


dvu06



dvum2



dvur3



A

7

acb → ab → at	np
(pc) → db → au	dbc
(psu) → ftu	
0 → au	z
	utub
	bser1
3	1
bser1	

B

125

au → ab → alu.pc	np
(sp) → db → au	db
0 → tpsnd	
-1 → alu	in
-2 → au	
	trac2
3a4	1
bser2	

C

126

alu → deb	twop
au → db → aob.au	
ftu → ab → alu	db
-1 → alu	in
-4 → au	
	trac3
117	1
bser3	

D

alu → ab → at1	lvis
(alub) → alu	
(pc) → db → aob.au	bcl
-1 → alu	ll
+2 → au	
	dvsl7
276	1
dvsl7	
dvuma if n	
lea2 if/n	



8











(psu) → ftu	np
(pc) → db → au	db
-2 → au	z
	utub
	trac1
1c4	1
itl11	

au → ab → alu.pc	np
ftu → db → alub	db
(inl) → psu	
-1 → alu	in
	itl12
344	1
itl12	

(sp) → db → au	np
(inl) → ftu	db
-2 → au	z
	itl13
345	1
itl13	

alu → deb	twop
(alub) → alu	
au → db → aob.au	db
ftu → abe → at	in
-1 → alu	
-4 → au	
	itl14
29b	1
itl14	
itlx5	





E

alu → deb	trap
au → db → aob, au	
ftu → db → au	db
-1 → alu	in
-4 → au	
11b bser5 trap3	

alu → deb	trap
(at) → ab → alu, pc	
au → db → aob, au	db
(ssu) → ftu	in
-1 → alu	
-2 → au	
32b bser6 bser6	

trap3

131

(at) → e → aob	trap
aob → irc	db
	z
346 itlx5 itlx5	

'idle wait'	np
	db
	z
118 itlx6 dvumb	

(ir) → ixd	np
	db
	z
347 itlx7 itlx7	

trap4

132

G


'idle wait'	np
	bc
	z
24d dvs0d dvumb	

dvsOf if c
dvs0a if /c


H

SHEET C

9







2




135

1



K

136



L

137

4,325,121


138

I


J

K


L




dvsOc



dvsOc



dvumO



dvsOe if au=0
dvsOd if au/=0

7

au → aob	trm
(dbin) → dbe → au	
adb → dbin,irc	db
(rge) → ab → au	z
	rstg
1d2 aplw1	adsw1

(atl) → ab → alu	np
-1 → alu	db
	ll
29c dvs0f	dvs0g

dvs0g

K

alu → ab → alu,atl	np
-1 → alu	db
	dn
23c dvs13	dvs13

8

au → aob	trm
(dbin) → dbe → au	
adb → dbin,irc	db
(rge) → ab → au	in
	rstg
1ca apow1	adsw1

au → db → aob,au	trap
(radl) → e → dohh	dbi
+2 → au	z
61 apow2	apow2

au → aob	trap
(pc) → db → au	db
(radl) → abe → dohl	z
+4 → au	
62 apow3	apow3

FIG. 13AM

SHEET C

I

alu --> deb	twop
(alub) --> alu	
au --> db --> aob.au	db
ftu --> ahe --> at	
-1 --> alu	z
-4 --> au	
29f trap5 itlx4	

J

(at) --> db --> aob.au	tris
au --> pc	db
edb --> dbin	z
+2 --> au	
reset pren	
2fe trap6 ldm4	

j
↓
jmall



K

L

au --> aob	trin
(dbin) --> dbe --> au	
edb --> dbin.irc	db
(rya) --> ab --> au	z
	vary
ld6 mpil1 adawl	


↓ mpil 2

M




lead2

N







dvsic if n+z
dvum4 if /n /z



dvum4 if n
dvsic if /n


P





SHEET C

9



A	au → pc	trp
	(rva) → db → sob, au	db
	+1, +2 → au	z
		rsv
B	322 camu1 camu1	
	au → db → at, au, rva	trp
	edb → dbin	db
	+2 → au	z
C	250 camu2 camu2	
	(dbin) → abe → alu	trp
	edb → dbin	dbi
	(rva) → db → sob, au	ln
D	3c3 camu3 camu3	
	alu → abd → alu	trix
	au → ab → rva	al
	(dbin) → dbd → alu	2i
	edb → dbin, inc	
	(ir) → lrd	
	(pc) → db → sob, au	
	+2 → au	camu4

	au → pc	np
	(dbin) → dbd → alub	db
	(rva) → abe → dcr	z
	(rva) → db → au	rsv
	-1, -2 → au	
	3cc asbb1 pcdw1	
	au → e → sob, rva	trp
	(dbin) → abe → alu	db
	-1 → alu	ln
	108 asbb2 asw2	
	edb → dbin	trp
	(rva) → db → au	db
	-1, -2 → au	z
	10a asbb3 asw3	
	au → e → sob, at, rva	trp
	(dbin) → dbe → alub	dbi
	edb → dbin	z
	216 asbb4 asw4	

asbb5

au → db → sob, au, pc	trix
+2 → au	dbi
	z
	didv
213 b b	

mmrw3

au → db → sob, au, pc	trix
(dbin) → dbd → alu	dbi
(rva) → abe → alu	2i
+2 → au	ukuk
251 cpdw1 cpdw1	

mmrw3

(ab) → db → au	trix
au → aob,pc	
(dbin) → db → au	dbi
edb → dbin,irc	
ftu → abe → alu,rx	2i
0 → au	dtuk
391 aqwi aqwi	

↑
morw2

(ab) → db → au	trix
au → aob,pc	
(dbin) → db → au	dbi
edb → dbin,irc	
ftu → abe → alu,rx	2i
0 → au	dtuk
385 aqwi aqwi	

↑
mor12

au → aob,pc	trix
ftu → abe → alu,rx	
(rgl) → db → au	dbi
	2i
	dtuy
2bb raqi raqi	

↑
roww2

B

C

au → db → aob,au,pc	trix
(dbin) → db → au	
(rgl) → abe → au	dbi
+2 → au	2i
	utuk
259 cpd11 cpd11	

au → aob,pc	trix
(rgl) → ab → au	
(rgl) → db → au	dbi
	2i
	utuy
109 rcaw1 rcaw1	

au → aob,pc	trix
(rgl) → ab → au	
(rgl) → db → au	dbi
	2i
	utuy
10d rcal1 rcal1	

D

(alue) → db → au	trix
edb → dbin,irc	
(lr) → lrd	ai
(rsh) → ab → au	3f
cb cpd12 cpd12	

edb → dbin,irc	trix
(lr) → lrd	
(pc) → db → au	ai
+2 → au	z
323 rcaw2 rcaw2	

edb → dbin,irc	trix
(rsh) → ab → au	
(rgh) → db → au	db
	3f
a rcal2 rcal2	

↑
rcal13

au → aob,pc	irix
(dbin) → aob → alu,at	
(rsl) → db → alu	dbi
	2i
	dsu
2bf rsl rsl	raql

roal2

au → db → aob,au,pc	irix
(dbin) → aob → alu,at	
-1 → alu	dbi
+2 → au	2i
	dsu
b rsl rsl	raql

mrmw3

au → aob,pc	irix
(dbin) → aob → alu,at	
(rsl) → db → alu	dbi
	2i
	dsu
icf cpm1 rsl	raql

cprm2

B

au → aob,pc	irix
(dbin) → aob → alu,at	
(rsl) → db → alu	dbi
	2i
	dsu
1d3 cpm1 rsl	raql

rcow2

au → aob,pc	irix
(dbin) → aob → alu,at	
(rsl) → db → alu	dbi
	2i
	dsu
1d7 cpm1 rsl	raql

au → aob,pc	irix
(rsl) → db → alu	
(rsl) → aob → alu,at	dbi
	2i
	dsu
1d1 cpm1 rsl	raql

rcow2

C

D


(alub) → alu	irix
aob → dbin,irc	
(rsl) → db → alu	dbi
	3f
c9 cpm12 cpm12	raql

rcal3


157


SHEET D

9



C





E

(ip) → ipd → au		np
(pc) → db → au		al
+2 → au		z
a4 rcal3 rcal3		rcal3

161

F

au → aob,pc		irix
(rx) → ab → at,der		
(ry) → db → au		dbi
0 → au		z
		uarg
170 suspi esgi		
a7 lusp1 local		local

extr2

load2

G

au → db → au		np
(dbin) → ab → stu		
-2 → au		db
		z
		drub
6b mstul mstul		

stiw4

H

au → aob,pc		irix
(ryh) → db → alu		
(ryl) → ab → alub,eth		dbi
-1 → alu		li
		drub
4c swapi swapi		

swap2

au → pc		np
stu → ee → at		
0 → alu		db
		in
		drub
87 rset1 stop1		stop1

rset2

au	→	ab	→	ab,at	irix
(dbin)	→	dbd	→	alub	
ebu	→	db	→	au	dbi
(rtdl)	→	ab	→	alub	
0	→	alu			ii
0	→	au			rsub
6a		mul1		mul1	

alu	→	e	→	rsl	irix
edh	→	dbin,irc			bc
					z
3ef		mul2		ror12	

→ mulm3 if mulu * alub[0] = 1, where mulu: ird[8] = 0
→ mulm5 if muls * alub[0] = 1, where muls: ird[8] = 1
→ mulm4 if alub[0] = 0

alu	→	ab	→	alu,rxh	np
(alub)	→	dbd	→	rtdl	
(ath)	→	dbh	→	au,pech	al
(atl)	→	dbi	→	au	
(ir)	→	ird			ip
-1	→	alu			
+2	→	au			
29		mul6		mul6	


au	→	ab	→	ab,at	irix
ebu	→	db	→	au	
(rtdl)	→	ab	→	alub	
(rtdl)	→	dbd	→	alub	dbi
0	→	alu			ii
0	→	au			rsub
4f		mul1		mul1	

mulm2

alu	→	ab	→	alu	np
(atl)	→	ab	→	pci	
au	→	db	→	au	bc
-1	→	alu			
-1	→	au			4f
'sr		c-alu-alub			
49		mul4		mul4	


→ mulm3 if au /= 0 [muls alub[1:0] = 0]
→ mulm4 if au /= 0 [mulu alub[1] = 1]
→ mulm6 if au = 0 [muls alub[1:0] = 00, 11]
→ mulm5 if au /= 0 muls alub[1:0] = 10

SHEET D 165
9



F

G



alu	→	ab	→	alu	fix
(ab)	→	db	→	au	
edb	→	dbin,irc		db	
corf	→	alu		3i	
0	→	au			
3c4		rbrb2		asbb4	

alu	→	ab	→	rxl	np
(ir)	→	ird			
(pc)	→	db	→	au	al
+2	→	au			anf
9		rbrb3		rbrb3	

(dbin)	→	ab	→	alu	trap
edb	→	dbin			
(ria)	→	db	→	asb,au	dbi
-1	→	alu			in
+1,+2	→	au			
3c7		cmml4		cmml3	

au	→	db	→	asb,au	trap
(dbin)	→	dbd	→	aluo	
edb	→	dbin			db
+2	→	au			i
341		cmml5		cmml5	

alu	→	ab	→	alu	fix
au	→	ab	→	rxs	
(dbin)	→	dbd	→	alu	db
(pc)	→	db	→	asb,au	2i
+2	→	au			
342		cmml6		cmml6	

(alub)	→	alu			fix
(aluo)	→	dbd	→	alu	
edb	→	dbin,irc			al
(ir)	→	ird			3f
343		cmml7		cmml7	

au	→	db	→	au	np
(ryd)	→	ab	→	ftu	
-2	→	au			db
					i
					dzuk
23e		ratwl		ratwl	

stiw4

au	→	db	→	asb,au,pc	fix
(ry)	→	ab	→	alu,at	
-1	→	alu			dbi
+2	→	au			li
					diru
3c5		tatwl		ratwl	

mmrw3

mmrw3

4

alu -> dbd -> rgl	priz
(alub) -> alu	
(ath) -> ab -> rgh	al
au -> db -> au	1p
adb -> dbin,irc	
(lr) -> lrd	
-1 -> alu	
4d swap2 swap2	

5

alu -> dbd -> au	np
-2 -> au	dbi
	z
23b rset2 rset2	

169

4,325,121

K

au -> aab,pc	priz
(pas) -> ftu	
	dbi
	z
	drub
34a stw1 stw1	

adb -> dbin,irc	priz
(lr) -> lrd	
(pc) -> db -> aab,au	al
+2 -> au	z
45 rset5 rset5	


au -> db -> au	ab
-2 -> au	db
	z
a5 rset3 rset3	

170

L

(at) -> db -> au	priz
adb -> dbin,irc	
ftu -> ab -> alu	db
-1 -> alu	in
0 -> au	
49 stw2 stw2	

'idle wait'	ab
	bc
	z
114 rset4 rset4	dvub



morw2

171

4,325,121

172

(at) → db → au	0	15f nmal1	trix
au → aob,pc			
(dbin) → ahe → alu			dbi
edb → dbin,irc			2i
0 → au			drut
0 → au			nmal1

alu → aob	0	152 nmal2	twop
(alub) → alu			db
(at) → db → aob,au			3f
0 → alu			
-2 → au			nmal2

morw2

au → db → aob,au,pc	<	112 nmrw1	trix
(ryl) → ahe → alu			dbi
0 → alu			2i
+2 → au			drut
			nmrw1

rodw2

au → aob,pc	<	ac nbcm1	trix
(dbin) → ahe → alu			dbi
0 → alu			2i
			drut
			nbcm1

asbb6

(at) → db → au	0	15b nmrw1	trix
au → aob,pc			
(dbin) → ahe → alu			dbi
edb → dbin,irc			2i
0 → au			drut
0 → au			nmrw1

morw2


au → db → aob,au,pc	<	11a nbcr1	trix
(ryl) → ahe → alu			dbi
0 → alu			2i
+2 → au			drut
			nbcrl

nbcr2

K

L

I



M

4		
au → pc	np	
ftu → ee → at	al	
0 → alu	in	
	dady	
83	stop1	stop1

N

< *		
(paw) → ftu	irix	
(pc) → db → au	db1	
-2 → au	x	
	dady	
ic8	stru1	trac1

O

P

> *		
edb → dbin.irc	friz	
ftu → e → ryd1	db	
	znf	
4b	stru2	stru2

'idle wait'		
	irnp	
	db	
	x	
	dady	
1	halt1	dvumb

↓ rcal 3

↓ halt1

alu	→	ab	→	alu		priz
(at)	→	db	→	au		
edb	→	dbin,irc				db
corf	→	alu				3i
0	→	au				
3ca nbc2 asbb6						

M

alu	→	e	→	rgd1		np
(ir)	→	ird				al
(pc)	→	db	→	au		znf
+2	→	au				
27c nbc3 nbc3						

N

au	→	ab,pc				priz
(rpl)	→	abe	→	alu,at		
-1	→	alu				dbi
						ii
						dirv
362 extr1 extr1						

au	→	db	→	ab,au,pc		priz
(rpl)	→	abe	→	alu		
0	→	alu				dbi
+2	→	au				2i
						dirv
						nnrwl
116 nnr1 nnr1						

179

alu	→	db	→	rg1		priz
edb	→	dbin,irc				
(rph)	→	ab	→	alu		db
0	→	alu				3f
ae nnr12 nnr12						

rod1 4

4,325,121

O


(at)	→	ab	→	rg		priz
edb	→	dbin,irc				
(ir)	→	ird				al
(pc)	→	db	→	au		i
+2	→	au				
363 extr2 extr2						

P

180

SHEET D

9



O

P

au → db → aob, au	trim	np
(dbin) → ab → ath	db	db
edh → dbin	z	z
+2 → au	spdy	spdy
192 jsal1 ablw1		

A

(ath) → abh → aob	trim	trin
au → pc	db	db
(dbin) → db1 → aob, at1	z	z
edh → irc		
(rta) → db → au		
-4 → au		
ce jsal2 jsal2		

B

jsaw2

(dbin) → au → au	np	np
(rta) → e → au	db	db
	z	z
	spdy	spdy
3ab jrd1 jrd1		

au → ab → aob, at	trin	trin
(pc) → db → au	db	db
+2 → au	z	z
291 jrd2 jrd2		

au → pc	trin	trin
edh → irc	db	db
(rta) → db → au	z	z
-4 → au		
321 jrd3 jrd3		

C

jsaw2

(dbin) → aob → at	np	np
	db	db
	z	z
	spdy	spdy
3a9 jsaw0 jsaw0		

(at) → ab → aob	trin	trin
au → pc	db	db
edh → irc	z	z
(rta) → db → au		
-4 → au		
279 jsaw1 jsaw1		

au → db → aob, au, r	twop	twop
(pch) → ab → aob	db	db
+2 → au	z	z
27a jsaw2 jsaw2		

(at) → db → au	twop	twop
au → aob	db1	db1
(pc1) → ab → aob	z	z
+2 → au		
27b jsaw3 jsaw3		

b

D

add --> irc	trln
(rva) --> db --> au	
(rva) --> ab --> aob,at	db
-4 --> au	z
	spvq
290 jsrc1 jsrc1	

jsdw2

alu --> ee --> au	np
(rva) --> e --> au	bc
	z
299 jsrc1 jsrc1	

jsrx3 if irc[11] = 1
jsrx2 if irc[11] = 0

(dbin) --> abe --> alu	np
0 --> alu	db
	5n
	spvq
193 jsrc0 jsrc0	

jsrx1

B

au --> e --> au	np
(r21) --> ee --> au	db
	z
211 jsrc2 jsrc2	

jsrd2

au --> e --> au	np
(r2) --> e --> au	db
	z
2d1 jsrc3 jsrc3	

jsrd2

(dbin) --> abe --> at	np
	db
	z
	d2du
3ad jsrc1 jsrc1	

jmal 2

D

au --> db --> aob, au	trim
(dbin) --> ab --> ath	db
edb --> dbin	z
+2 --> au	dxdu
176 jaal1 ablw1	

A

(ath) --> dbh --> aob, au	trim
(dbin) --> db1 --> aob, au	db
edb --> irc	z
+2 --> au	
218 jaal2 jaal2	

B

b

(dbin) --> ee --> au	np
(rqa) --> e --> au	db
	z
	dxpy
3af jmd1 jrd1	

bbci3

(dbin) --> aoe --> alu	np
0 --> alu	db
	5n
	dxpy
1f7 jmpz0 alwz0	

jmpx1

ftu --> aoe --> au	np
(pc) --> db --> au	db
(rzd) --> ahd --> alu	2n
-1 --> alu	rdy
199 dcnt1 dcnt1	

au --> e --> au	np
(rsl) --> ee --> au	db
	z
215 jmpz2 jmrz2	

alu --> e --> rzd1	lrin
au --> db --> aob, au	bcl
+2 --> au	z
cc dcnt2 dcnt2	


dcnt 3 if z=1
dcnt 4 if z=0

au --> pc	prop
edb --> dbin	db
(rv) --> db --> aob, at, au	z
+2 --> au	spv
reset pren	
107 unlk1 ldmr2	


D

unlk2





SHEET E 189 9






B



D



F



H

(pc) → ab → alu,at	np
(rse) → db → au	db
-1 → alu	in
-4 → au	spdy
171 bsr11 bsr11	

E

(ath) → ab → dob	twop
au → db → aob,au,rz	db
+2 → au	z
121 bsr12 bsr12	

F

alu → dob	twop
au → aob	db
(tu) → ee → au	z
(pc) → e → au	
324 bsr13 bsr13	

G

au → ab → alu,at	np
(rse) → db → au	db
-1 → alu	in
-4 → au	spdy
172 bsrw1 bsrw1	

b

(ath) → ab → dob	twop
au → db → aob,au,rz	db
+2 → au	z
125 bsrw2 bsrw2	

alu → dob	twop
au → aob	db
(dbin) → ee → au	z
(pc) → e → au	
326 bsrw3 bsrw3	

malw3

H

edb → irc	trln
(rse) → db → aob,au	db
+2 → au	z
cd jpsal jpsal	dsrv

(dbin) → aob → alu	np
0 → alu	db
	5n
	spdy
1ff psal0 alw0	

alu → ee → au	trln
au → aob	bc
(rse) → e → au	z
12e psal1 alw1	

→ peax2 if irc[11]=0
→ peax3 if irc[11]=1

au → ab → aab, au	O	trap
(abn) → ab → abh		
eda → abn		dbi
+2 → au		"
	1pe 1 unit2	abul

au → ab → rx	c	1112
(pc) → ab → abh, au		db
+2 → au		z
84 unit3		unit3

(ab) → ab → r		priz
(bb) → ab → r		al
(cb) → ab, bc		
(cr) → rd		
	8e unl4	unl4

[illegible]

eu \rightarrow db \rightarrow sub.eu.pc	1.12
+2 \rightarrow au	db
217 dents b	

307	1	dcn64	1	for 12
alu	→	*	→	rul
edb	→	dbin	1pc	
				prin
				db
				n

au	→	db	→	abb, au	→	irix
(ydl)	→	db	→	alua, lb	→	
(ydl)	→	abe	→	alu	→	dbi
-2	→	au			→	zi
					→	riuk
					→	chrl

mmrw3

chr2

SHEET E

9

E	C		
	au --> db --> aob, au	irin	
	(rya) --> ab --> alu, at		
	-1 --> alu	db	
	+2 --> au	in	
			aprg
296 link1			link1

F	>		
	au --> pc	prin	
	edh --> irc		
	(rya) --> db --> au	db	
	-4 --> au	z	
323 link2			jard3

G	O		
	(ath) --> ab --> deb	twop	
	au --> db --> aob, au, rya	dbi	
	+2 --> au		
		z	
87 link3			link3

H	O		
	alu --> deb	twop	
	au --> aob		
	(dbin) --> ae --> au	db	
	(rya) --> e --> au	z	
2b2 link4			link4

↓ mmiw2

3 LEADS

o

—

2

2.

0	au → db → sob, au	trim
	(dbin) → ab → rsh	
	sdb → dbin	db
	+2 → au	z
		rsh
	3e4 lea11	coll

↓

0	au → db → sob, au, pc	trim
	(dbin) → ab → rsl	
	sdb → dbin, irc	db
	+2 → au	z
	3ae lea12	coll

I

au → dh → aab, au	trin
(thin) → ahe → r2	
adh → irc	dh
+2 → au	x
	vidy
292 leau1 leau1	

۷

	64	10002	1	10002
(at) → ab → rx				0011
adb → dbin,irc				
(ir) → ird				01
(pc) → db → au				1
+2 → au				

✕

au --> db --> eob, au	trim
(dbin) --> db --> eth	
edb --> dbin	db
+2 --> au	1
	spdy
lfe peell	ebw

	au	ae	ad	ae	ad	ae	ad
au	→	ae	ae	ae	ae	ae	ae
(din)	→	ae	ae	→	ae		
ae	→	ae	ae	ae	ae	ae	ae
(ae)	→	ae	ae	→	ae		
ae	→	ae	ae	ae	ae	ae	ae

[illegible]

paal 2

2 modd

→ page 6

IPool	IPool	OCB
Adra		
z		
ap	u ← o ← u	(u) ← (u) ← u
uipj	u ← u ← u	(u) ← (u) ← u

	294	load2	load2
au → ab → re			prin
ab → ic			ab
(pc) → ab → au			z
+4 → au			

	19b	19a	19c
0 → 19a			
(19b) → 19c			
19			
19			
20			
19a			
19a			

	12a	12a1	12a2
au → oo → au			12a1
au → au			12a2
(12a) → e → au			12a3
			12a4
			12a5
			12a6
			12a7
			12a8
			12a9
			12a10
			12a11
			12a12
			12a13
			12a14
			12a15
			12a16
			12a17
			12a18
			12a19
			12a20
			12a21
			12a22
			12a23
			12a24
			12a25
			12a26
			12a27
			12a28
			12a29
			12a30
			12a31
			12a32
			12a33
			12a34
			12a35
			12a36
			12a37
			12a38
			12a39
			12a40
			12a41
			12a42
			12a43
			12a44
			12a45
			12a46
			12a47
			12a48
			12a49
			12a50
			12a51
			12a52
			12a53
			12a54
			12a55
			12a56
			12a57
			12a58
			12a59
			12a60
			12a61
			12a62
			12a63
			12a64
			12a65
			12a66
			12a67
			12a68
			12a69
			12a70
			12a71
			12a72
			12a73
			12a74
			12a75
			12a76
			12a77
			12a78
			12a79
			12a80
			12a81
			12a82
			12a83
			12a84
			12a85
			12a86
			12a87
			12a88
			12a89
			12a90
			12a91
			12a92
			12a93
			12a94
			12a95
			12a96
			12a97
			12a98
			12a99
			12a100

au → e → au	prin
ada → dñin, irc	
(rñ) → ee → au	db
root prin	z
130 post2	size2

su → dh → aob, au	trin
(dhin) → abd → alu	dh
adh → dhin, irc	ln
(rui) → ab → at	appu
-1 → alu	
+2 → au	
27a	peadi

au → e → au	erin
eb → dhin, lrc	
(r) → ee → au	eb
reut prn	i
134 lea2	leu2

Time	Event	Vol
1	used 3000	
20	no ← a ← (14)	
21.4100	← -- ← qps	
21.5	no ← a ← no	
2		

7

8

au → db → au, au	trix
(dbin) → db → au	
(rzd) → db → au, au	dbi
-2 → au	zi
	rsub
175 chr1 chr1	

chr2

(alub) → au	trix
au → db → au, pc	
adb → dbin, irc	bc
-1 → au	
+2 → au	ii
177 chr2 chr2	

203

chr3 if n / v
trap | if / n + v

4,325,121

204

'idle wait'	np
	bc
	z
110 chr3 chr3	

chr4 if / n
trap | if n

au → e → au	trix
adb → dbin, irc	db
(rz) → e → au	
reset prn	z
198 pc13 pc14	


au → db → au, at	np
(pc) → db → au	
-1 → au	dbi
+4 → au	in
366 pc14 pc14	

au → adb, pc	trix
adb → dbin, irc	db
(rie) → db → au	z
-4 → au	
154 pc15 pc15	

pcx6

I

J



SHEET E 0

0

M

M

paaw2

bar12

z

○

a

4

SHEET E 3

<		alu -> ee -> au	friz
		(nt) -> e -> au	
		au -> eeb.pc	dhi
			z
295 pead2		pead2	
>		au -> ab -> alu.ab	friz
		edb -> dhi.pc	
		(ra) -> db -> au	db
		-1 -> alu	in
		-4 -> au	
364 pead3		pead3	

peax6

0

p

5

au -> ab -> rz		np
(pc) -> db -> au		
+4 -> au		db
		z
365 leax4		leax4

b

209

4,325,121

210

SHEET E

6

7

8

(ath) → ab → db	trap
au → db → aob, au, rx	db
+2 → au	x
124 pusr6 bsr12	

morw2

(dbin) → aob → alu	trap
adb → dbin	db
(rx) → db → aob, au	db
-1 → alu	in
+1, +2 → au	opdy
3c7 rts1 came3	

au → db → aob, au	trap
(dbin) → ab → ath	db
adb → dbin	x
+2 → au	
234 rts2 abt1	

rts3

au → db → au, pc	np
(ir) → lrd	al
+2 → au	x
150 chr4 chr4	

N

O

(ath) → db → rgh	trix
au → aob, pc	db1
(rx) → ab → dcr	x
	rad6
34b bts11 bts11	

btsr2


(ath) → db → aob, au	trix
au → ab → rx	db
(dbin) → db1 → aob, au	db
adb → lrc	x
+2 → au	
237 rts3 rts3	

b

P

SHEET E

9



O

P

SHEET F

0

1

2

au → db → aob, au, pc	friz
(dbin) → aob → alu, alub	
(dcr) → dbd → alu	dbi
adb → dbin, irc	2n
+2 → au	dxdu
c5 bcsn1 bcsn1	

A

au → aob, pc	friz
(r1) → ab → ab, dcr	
(r1) → db → au	dbi
0 → au	1
	ukry
120 bcsr1 bcsr1	

B

au → aob	friz
(dbin) → aob → alu, alub	
(dcr) → dbd → alu	dbi
(psw) → dbd → au	2n
	dxdu
320 bclm1 bclm1	

(dcr) → dbd → alu	friz
adb → dbin, irc	
(pc) → db → au	bc
(r1) → aob → alu, alub	2n
+2 → au	
382 bcsr2 bcsr2	

alu → aob → alu	friz
au → db → au, pc	
(dcr) → dbd → alu	db
adb → dbin, irc	4n
+2 → au	
368 bclm2 bclm2	

→ bcsr4 if dcr 4 = 0
→ bcsr3 if dcr 4 = 1

→ bcsn2

C

alu → ab → r1	np
(alub) → alu	
(dcr) → dbd → alu	ai
(ir) → ird	11
ea bcsr4 bcsr4	

D

(dcr) → dbd → alu	np
(r1) → ab → alu, alub	db
	2n
ea bcsr3 bcsr3	

→ bcsr5

alu → aob → alu	np
(dcr) → dbd → alu	db
	4n
201 bclr4 bclr4	

→ bcsr4

C	
au → aob,pc	irix
(rx) → ab → at, dcr	
(ry) → db → au	dbi
0 → au	z
	utry
	orgol
12b bclr1	

D	
(dcr) → dbd → alu	priz
edb → dbin,irc	bc
(pc) → db → au	
(rgl) → aoe → alu, alub	2m
+2 → au	
38a bclr2	bcsr2

bclr3 if dcr 4 = 1
bclr4 if dcr 4 = 0

C	
au → db → aob, au, pc	irix
(dbin) → aoe → alu	
(dcr) → dbd → alu	dbi
+2 → au	ll
	dzub
32f btsml	btsml

mmsrw3

O	
au → db → aob, au, pc	irix
(dbin) → ab → ftu	
edb → dbin,irc	db
+2 → au	z
	rggq
19b ldsr0	mlw3

(dbin) → aoe → alu	np
0 → alu	db
	2m
6 ldsr1	dsr0

ldmx2

C	
au → aob,pc	irix
ftu → ab → alu	
(rgl) → dbd → alu, alu	dbi
	2m
	dsry
153 tsar1	tsar1

D	
alu → e → rgl	priz
(alub) → alu	
au → db → au	ai
edb → dbin,irc	
(ir) → ird	llf
-1 → alu	
+2 → au	
68 tsar2	tsar2

bclr5

au → aob,pc		frix	
(rs) → ab → ab, dcr		dbi	
(rg) → db → au		x	
0 → au		uarg	
127 bter1		ergel	

edb → dbin,irc	frix
(pc) → db → au	
(rg) → ab → alu, alub	bc
-1 → au	ln
+2 → au	
174 bter2 bter2	

bter3 if dcr[4]=1
bcsr4 if dcr[4]=0

(ab) → db → au	np
(dbin) → db → au	db
(rg) → ab → au	2n
0 → au	dddy
4e tasm1 tasm1	

alu → dob	tuop
au → aob	db
(dbin) → ab → au	li
(pc) → db → au	
-1 → au	
+2 → au	
4f tasm2 tasm2	

b

au → aob,pc	<		frix
(rs) → ab → ab			dbi
(rg) → ab → au			ln
-1 → au			rarg
0 → au			srw1
302 srw1		srw1	

alu → db → alu	>		frix
au → db → au			bc
edb → dbin,irc			li
(rg) → ab → au			
-1 → au			
-1 → au			
303 srw2		srw2	

srw3 if au/=0
nbc3 if au=0

(dcr) → db → au	np
(rs) → rd	al
(rg) → ab → au	li
4e bter3 bter3	


D

alu → ab → au	np
au → db → au	bc
-1 → au	41
-1 → au	
2fc srw3 srw3	


srw3 if au/=0
nbc3 if au=0

C

SHEET F 221
9



B



alu → ab → rgh	np
(alub) → alu	
(acr) → dbe → alu	al
(lr) → lrd	li
329 bcar5 bcar5	

au → db → sob, au, pc	trim
(dbin) → ab → ftu	
edb → dbin, lrc	db
+2 → au	z
129 smal1 smal3	rpq

F

au → db → sob, au	trim
(dbin) → ab → ath	
edb → dbin	db
+2 → au	z
230 smal2 ablat.	

G

au → db → sob, au	trim
(dbin) → ab → atl	
+2 → au	db
67 smal3 smal3	z

H

au → db →	trim
(dbin) →	
edb → db1	db
+2 → au	z
4a staz1 staz1	rpq

au → db →	np
(dbin) →	
edb → db1	db
+2 → au	5n
136 staz2 staz2	

↓ smx3

↓ smaw3

SHEET F

3

alu → abe → alu (dcr) → dbe → alu	np	trin
	db	bc
	4n	z
209 bclr5 bclr4		alw1

bcsr5

4

alu → ee → au au → aob (rve) → e → au	trin	alw1
	bc	
	z	
150 ldmx2 alw1		

ldmx3 if irc[11]=1
ldmx4 if irc[11]=0

5

au → db → aob, au, pc (dbin) → ab → ftu adb → dbin, irc +2 → au	trin	alw3
	db	
	z	
149 ldmx1 alw3		

225

au → db → aob, au (dbin) → abe → r8 adb → irc +2 → au	trin	alw2
	db	
	z	
360 ldmx2 alw2		

au → e → au adb → irc (r31) → ee → au	trin	alw4
	db	
	z	
27 ldmx4 alw4		

ldmx5

G

au → e → au adb → irc (r31) → e → au	trin	alw3
	db	
	z	
07 ldmx8 alw3		

au → ab → aob, ab (dbin) → abd → alu (pc) → db → au -1 → alu +4 → au	trin	alw2
	db	
	z	
277 ldmx5 alw2		

ldmx6

H

au → db → aob, au, pc (dbin) → ab → ftu adb → dbin, irc +2 → au	trin	alw3
	db	
	z	
139 ldmx1 alw3		

ldmx2

226

E

au → aob,pc	lra
ftu → db → au	dbf
(rgb) → ab → alu	in
-1 → alu	drq
0 → au	srml
301 srml	

srw2

F

au → db → aob,au,pc	trm
(dbm) → ab → ftu	db
edb → dbm,irc	z
+2 → au	rrq
144 lmd1	md3

G

au → aob	lra
(dbm) → ee → au	db
(rgb) → e → au	z
384 lmd2	lmd1

H

au → ab → at	trm
edb → irc	db
(pc) → db → au	z
+4 → au	
157 lmd3	lmd3

lmd4

alu → ab → rvd1	np
(alu) → db → alub,rgb	db
	z
278 srr14	srr14


↓

(alub) → alu	np
(lr) → lrd	al
(pc) → db → au	lf
-1 → alu	
+2 → au	
43 srr15	srr18


au → db → aob,au,pc	trm
(dbm) → ab → ftu	db
edb → dbm,irc	z
+2 → au	rvd6
109 lmd1	md3







lmd2




E




G










mmrw2 if end
 smrw4 if lw/end
 smrw5 if w*/end




ldmr3 if lw/end
 mmrw2 if end
 ldmr4 if w*/end



ldmr3 if l /end
 mmrw2 if end
 ldmr4 if w*/end



ldmr4 if w*/end
 ldmr3 if lw/end
 mmrw2 if end



mmrw2 if end
 ldmr3 if lw/end
 ldmr4 if w*/end

(at) → db → aob, au	trap
au → pc	bc
adb → dbin	z
+2 → au	
reset prem	
27a lmd4 lmd4	

mmrw2 if end
ldmr3 if l/end
ldmr4 if w/end

au → db → aob, au	trap
(dbin) → ab → rgh	db
adb → dbin	z
+2 → au	
27d lmd2 ed11	

au → db → aob, au, pc	trap
(dbin) → ab → rgl, atb	bc
adb → dbin, lrc	z
+2 → au	
274 lmd3 ed1	

ldmr2

au → db → aob, au, pc	trap
(dbin) → ab → ftu	db
adb → dbin, lrc	z
+2 → au	
131 pop1 mmlc3	

au → pc	trap
adb → dbin	bc
(rg) → db → aob, at, au	z
+2 → au	
reset prem	
10b pop2 ldr2	

au → db → aob, au	trap
(dbin) → ab → rgh	db
adb → dbin	z
+2 → au	
3ec popm3 ed11	

popm5


au → db → aob, at, au	trap
(dbin) → abe → rz	bc
adb → dbin	z
+2 → au	
3ac popm4 ldr4	

popm3 if l*/end
popm6 if end



(at) → ab → ry	trap
(pc) → db → aob, au	db
+2 → au	z
32c popm6 popm6	

popm4 if w*/end
mmrw3




SHEET F 9



J



→ push3 if end push4 if !*/end
→ push5 if w*/end




239

→ sscr2 if cc = true
→ roaw2 if cc = false

4,325,121

240



↑ nbc3

O

P

au → aob	↳ alub	↳ triz
(dbin) → aob	↳ alu	
(dcr) → dbd	↳ alu	↳ bcl
(paw) → ftu		↳ 2n
		↳ spy
324	↳ trpv1	↳ bclm1

↳ trpv2 if v=0
↳ trpv3 if v=1

au → db	↳ aob.pc	↳ triz
(dbin) → aob	↳ dcr	
0 → alu		↳ bcl
		↳ ln
		↳ ddy
17b	↳ sccb1	↳ sccb1

↳ sccb2 if cc=true
↳ sccb3 if cc=false

N

4,325,121

O

au → db	↳ au.pc	↳ triz
adb → dbin,irc		↳ al
(ir) → trd		↳ i
+2 → au		
a2	↳ trpv2	↳ trpv2

adb → dbin	↳ alu	↳ triz
(pcl) → ab	↳ au	
(sp) → db	↳ au	↳ db
-1 → alu		↳ ln
-2 → au		
+1 → pass		
22	↳ trpv3	↳ trpv3


↳ trap3

alu → aob	↳ alu	↳ triz
(at) → db	↳ au	
adb → dbin,irc		↳ db
-1 → alu		↳ 2n
0 → au		
2d3	↳ sccb2	↳ sccb2

↳ morw2


242

P




popm3 if l /end
popm6 if end
popm4 if w /end


N



push 6




morw2



push 4 if l /end
push 3 if end


push 5 if w /end



push 3 if end
push 4 if l /end
push 5 if w /end

M

N



O

P

We claim:

1. A data processor adapted for microprogrammed operation and including an execution unit for executing sequentially a plurality of macroinstructions provided to the data processor from a macroinstruction memory, the data processor having a control unit for controlling the operation of the execution unit, the control unit comprising:
 - a. a first control store having an input for receiving a selected address during a first interval, and an output for providing first address information;
 - b. a second control store having an input for receiving the selected address, and an output for providing execution unit control information during the first interval;
 - c. means for storing a macroinstruction provided by the macroinstruction memory,
 - d. decoding means coupled to the means for storing a macroinstruction and responsive to a field of the macroinstruction for providing as an output a plurality of addresses,
 - e. address selection means coupled to the decoding means for receiving the plurality of addresses, and responsive to the address information from the output of the first control store for providing the selected address from one of said plurality of addresses for presentation to the first and second control stores during a subsequent interval
 - f. whereby the execution unit control information is sequenced by the first control store and provided to the execution unit by the second control store.

2. A data processor as recited in claim 1 wherein: the first and second control means are read-only-memories each having a plurality of addressable words.
3. A data processor as recited in claim 2 wherein: the selected address corresponds to an address within the first control means, the addressed word within the first control means being provided at the output port of the first control means.
4. A data processor as recited in claim 3 wherein: at least one of the addressable words contained by the second control means is addressed by both a first and a second selected address, the first and second input words addressing different addressable words within the first control means.
5. A data processor adapted for microprogrammed operation and including an execution unit for executing a plurality of macroinstructions, the data processor comprising:
 - a. first means for receiving a macroinstruction;
 - b. control means including first and second control stores, the control means including an input port for receiving a control store address and first and second output ports, the first control store being coupled by a selection means to the first output port for providing sequencing information in response to the control store address, the second control store being coupled to the second output port for providing control information to the execution unit;
 - c. the selection means coupled to the first means and coupled to the first output port of the control

247

means, the selection means being responsive to the received macroinstruction and to the sequencing information provided by the first control store for supplying the control store address to the input port of the control means,
d. whereby an address field of the macroinstruction is decoded to provide a sequence of execution unit

248

control signals during a macroinstruction cycle, the sequence being determined by the first output part and the control information to the executor unit being provided by the second output port.

* * * * *

10

15

20

25

30

35

40

45

50

55

60

65

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 4,325,121

DATED : April 13, 1982

INVENTOR(S) : Thomas G. Gunter et al

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 246, claim 4, line 51, change "input" to --selected--;

Column 246, claim 4, line 52, change "words"

(first occurrence) to --addresses--;

Column 248, claim 5, line 3, change "part" to --port--; and

Column 248, claim 5, line 3, change "executor" to

--execution--.

Signed and Sealed this

Sixth **Day of** *March 1984*

[SEAL]

Attest:

GERALD J. MOSSINGHOFF

Attesting Officer

Commissioner of Patents and Trademarks