

CSE 4207 CT 4 Assignment
Roll No: 1603014

Assignment Problem:

Category: A

Word Size = 7 bits

ALU Operations = OR XOR AND ((A or B), SHR

Solution:

Video:

Have you uploaded the video?	YES/NO
Check List 1: Have you explained the design using testbenches to prove that your circuit is working correctly and giving correct results?	YES
Check List 2: Have you shown full synthesis results showing all the required info including RTL Synthesis, RTL Floorplan, RTL Power Analysis, GDS and Heatmap (for details, see assignment template doc)?	YES
NB: Failing to upload video will cause heavy point penalty (5-6 Marks)	
NB: Failing to add any required info will cause point penalty (1-2 Marks)	

HDL Code:

Check List: Have you added all the modules written in verilog including ALU, ALU_OP1, ALU_OP2, CONTROLLER, TOP, TOP_TESTBENCH, ALU_TESTBENCH, CONTROLLER_TESTBENCH?	YES
NB: Failing to add any required info will cause point penalty (1-2 Marks)	

top.v

```
module TOP #(parameter WIDTH = 8) (
    input [WIDTH-1:0] A,
    input [WIDTH-1:0] B,
    input [4:0] opcode,
    output [WIDTH-1:0] result
);

    wire [4:0] alu_op;

    Controller ctrl (
        .opcode(opcode),
        .alu_op(alu_op)
    );
```

```

        ALU #(WIDTH) alu_unit (
            .A(A),
            .B(B),
            .opcode(alu_op),
            .Y(result)
        );

endmodule

```

controller.v

```


module Controller (
    input [4:0] opcode,
    output reg [4:0] alu_op
);
    always @(*) begin
        case (opcode)
            5'd7: alu_op = 5'd7;    // OR XOR AND
            5'd14: alu_op = 5'd14; // SHR
            default: alu_op = 5'd31; // Invalid opcode
placeholder
        endcase
    end
endmodule

```

RTL Timing Diagram:

Check List: Have you added all the timing diagrams of ALU_TESTBENCH, CONTROLLER_TESTBENCH, TOP_TESTBENCH?	YES
NB: Failing to add any required info will cause point penalty (1-2 Marks)	

top_tb.v



RTL Synthesis (130nm Skywater PDK with OpenLane toolchain):

Check List: Have you added *RTL synthesis summary*, *RTL synthesized design figure* and *Standard cell usage in synthesized design*?

YES

NB: Failing to add any required info will cause point penalty (1-2 Marks)

RTL synthesis summary

Metric	Count
Number of wires	1367
Number of wire bits	1400
Number of public wires	3
Number of public wire bits	36
Number of ports	3
Number of port bits	36
Number of memories	0
Number of memory bits	0
Number of processes	0
Number of cells	1376

RTL synthesized design figure

NB: Failing to add any required info will cause point penalty (1-2 Marks)

General RTL Floorplan Information		
Parameter	Value	Unit
Database Units (DBU)	1000	–
Site Size	(0.460, 2.720)	μm
Die Area (BBox)	(0.000, 0.000) to (400.000, 400.000)	μm
Core Area (BBox)	(10.120, 10.880) to (299.920, 299.200)	μm
Core Area	83555.136	μm^2
Placement Utilization	14.925	%

RTL Power Analysis (130nm Skywater PDK with OpenLane toolchain)

Check List: Have you added RTL Power Analysis info?	YES
NB: Failing to add any required info will cause point penalty (1-2 Marks)	

Group	Internal Power (mW)	Switching Power (mW)	Leakage Power (mW)	Total Power (mW)	Contribution (%)
Sequential	0.0000	0.0000	0.0000	0.0000	0.0%
Combinational	0.9396	1.6073	0.000005	2.5468	100.0%
Clock	–0.00005	0.0000	0.000006	0.000006	0.0%
Macro	0.0000	0.0000	0.0000	0.0000	0.0%
Pad	0.0000	0.0000	0.0000	0.0000	0.0%
Total	0.9396	1.6073	0.000011	2.5468	100.0%

GDS Layout (130nm Skywater PDK with OpenLane toolchain)

Check List: Have you added the GDS Layout figure?	YES
NB: Failing to add any required info will cause point penalty (1-2 Marks)	



Heatmap (130nm Skywater PDK with OpenLane toolchain)

Check List: Have you added the heatmap?

YES

NB: Failing to add any required info will cause point penalty (1-2 Marks)

