POLITECNICO DI TORINO

Faculty of Electonic Engeneering

Master degree course in Electronic Engeneering

Master Degree Thesis

Fault tolerant RISCV architecture with FreeRTOS

Based on cv32e40p core of PULP project

Advisors
prof. Stefano Di Carlo

Correlatore:
prof.

Candidate:
Elia Ribaldone

Marzo 2021

To my family and Anna.

citazione
Huxley

Acknowledgements

acknowledgments

Summary

Abstract

Contents

List of Figures

List of Tables

Listings

Chapter 1

Introduction

1.1 General Context

Appendix A

An appendix

Bibliography

[1] Carlino Cane. *No one cited me*. Ed. by Anche Leggoo. first edition. O'Reilly, 2009. URL: http://bar.com/.

[2] Darth Vader and Neo Cortex. "Hell yeah! I'm a super important paper!" In: *Stampo Solo* 51 (2008), pp. 107–113. DOI: 10.1145/1327452.1327492. URL: http://www.foo.com.