

GPU Speed Of Light Throughput

All


High-level overview of the throughput for compute and memory resources of the GPU. For each unit, the throughput reports the achieved percentage of utilization with respect to the theoretical maximum. Breakdowns show the throughput for each individual sub-metric of Compute and Memory to clearly identify the highest contributor. High-level overview of the utilization for compute and memory resources of the GPU presented as a roofline chart.

Compute (SM) Throughput [%]	84.51	Duration [ms]	1.51
Memory Throughput [%]	84.51	Elapsed Cycles [cycle]	886,034
L1/TEX Cache Throughput [%]	86.45	SM Active Cycles [cycle]	866,950.62
L2 Cache Throughput [%]	2.86	SM Frequency [Mhz]	584.98
DRAM Throughput [%]	1.21	DRAM Frequency [Ghz]	5.00






- High Throughput

The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To further improve performance, work will likely need to be shifted from the most utilized to another unit. Start by analyzing workloads in the [Compute Workload Analysis](#) section.
- Roofline Analysis

The ratio of peak float (fp32) to double (fp64) performance on this device is 32.1. The kernel achieved 15% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the [Kernel Profiling Guide](#) for more details on roofline analysis.



Compute Throughput Breakdown			Memory Throughput Breakdown		
SM: Inst Executed Pipe Lsu [%]	84.51	L1: Lsuin Requests [%]	84.51		
SM: Issue Active [%]	62.28	L1: Data Pipe Lsu Wavefronts [%]	43.18		
SM: Inst Executed [%]	62.28	L1: Lsu Writeback Active [%]	39.37		
SM: Pipe Alu Cycles Active [%]	50.83	L1: Data Bank Reads [%]	11.63		
SM: Inst Executed Pipe Xu [%]	40.64	L1: M L1tex2xbar Req Cycles Active [%]	3.23		
SM: Pipe Fma Cycles Active [%]	35.27	L2: T Sectors [%]	2.86		
SM: Mio Inst Issued [%]	28.30	L2: Xbar2lts Cycles Active [%]	2.73		
SM: Mio2rf Writeback Active [%]	19.78	DRAM: Cycles Active [%]	1.21		
SM: Mio Pq Read Cycles Active [%]	1.96	L1: Data Bank Writes [%]	1.04		
SM: Mio Pq Write Cycles Active [%]	1.96	DRAM: Dram Sectors [%]	0.89		
SM: Inst Executed Pipe Adu [%]	0.38	L2: D Sectors [%]	0.82		
SM: Inst Executed Pipe Cbu Pred On Any [%]	0.37	GPU: Compute Memory Access Throughput Internal Activity [%]	0.73		
IDC: Request Cycles Active [%]	0.19	L2: T Tag Requests [%]	0.71		
SM: Memory Throughput Internal Activity [%]	0	L1: M Xbar2l1tex Read Sectors [%]	0.50		
SM: Pipe Tensor Cycles Active [%]	0	L2: Lts2xbar Cycles Active [%]	0.43		
SM: Pipe Shared Cycles Active [%]	0	L2: D Sectors Fill Device [%]	0.01		
SM: Pipe Fp64 Cycles Active [%]	0	L1: F Wavefronts [%]	0.00		
SM: Instruction Throughput Internal Activity [%]	0	L1: Texin Sm2tex Req Cycles Active [%]	0.00		
SM: Inst Executed Pipe Uniform [%]	0	L1: Data Pipe Tex Wavefronts [%]	0		
SM: Inst Executed Pipe Tex [%]	0	GPU: Compute Memory Request Throughput Internal Activity [%]	0		
SM: Inst Executed Pipe Ipa [%]	0	L1: Tex Writeback Active [%]	0		
SM: Inst Executed Pipe Fp16 [%]	0	L2: D Atomic Input Cycles Active [%]	0		
		L2: D Sectors Fill System [%]	0		



	# Operations	# Operations / Cycle	# Operations / s	Peak %	Peak Operations / Cycle	Peak Operations / s
Src:fp16,bf16,tf32 Dst:fp32	0	0	0	0	40,960	23,982.37
Src:fp16 Dst:fp16	0	0	0	0	40,960	23,982.37
Src:int1	0	0	0	0	81,920	47,964.75
Src:int4	0	0	0	0	81,920	47,964.75
Src:int8	0	0	0	0	81,920	47,964.75

GPU and Memory Workload Distribution					
Analysis of workload distribution in active cycles of SM, SMP, SMSP, L1 & L2 caches, and DRAM					
Average SM Active Cycles [cycle]	866,950.62	Average L1 Active Cycles [cycle]	866,950.62		
Average L2 Active Cycles [cycle]	184,791.12	Average SMSP Active Cycles [cycle]	863,041.50		
Average DRAM Active Cycles [cycle]	91,684.50	Total SM Elapsed Cycles [cycle]	35,472,928		
Total L1 Elapsed Cycles [cycle]	35,472,928	Total L2 Elapsed Cycles [cycle]	41,438,304		
Total SMSP Elapsed Cycles [cycle]	141,891,712	Total DRAM Elapsed Cycles [cycle]	60,534,784		

Workload Distribution				
	Average	Min	Max	Sum
SM Active Cycles	866,950.62	846,978	881,263	34,678,025
SMSP Active Cycles	863,041.50	841,968	878,992	138,086,640
L1 Active Cycles	866,950.62	846,978	881,263	34,678,025
L2 Active Cycles	184,791.12	160,776	224,715	5,913,316
DRAM Active Cycles	91,684.50	87,036	101,128	733,476