

4004 SINGLE CHIP 4-BIT P-CHANNEL MICROPROCESSOR


- 4-Bit Parallel CPU With 46 Instructions
- Instruction Set Includes Conditional Branching, Jump to Subroutine and Indirect Fetching
- Binary and Decimal Arithmetic Modes
- 10.8 Microsecond Instruction Cycle

- CPU Directly Compatible With MCS-40 ROMs and RAMs
- Easy Expansion One CPU can Directly Drive up to 32,768 Bits of ROM and up to 5120 Bits of RAM
- Standard Operating Temperature Range of 0° to 70°C
- Also Available With -40°
 to +85°C Operating Range

The Intel® 4004 is a complete 4-bit parallel central processing unit (CPU). The 4004 easily interfaces with keyboards, switches, displays, A-D converters, printers and other peripheral equipment.

The CPU can directly address 4K 8-bit instruction words of program memory and 5120 bits of data storage RAM. Sixteen index registers are provided for temporary data storage. Up to 16 4-bit input ports and 16 4-bit output ports may also be directly addressed.

The 4004 is fabricated with P-channel silicon gate MOS technology.




Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. Information contained herein supersedes previously published specifications on these devices from Intel.

Merch 1987

Order Number: 23 1982



Pin Description



D₀-D₃

BIDIRECTIONAL DATA BUS. All address and data communication between the processor and the RAM and ROM chips occurs on these 4 lines.

RESET

RESET input. A logic "1" level at this input clears all flags and status registers and forces the program counter to zero. To completely clear all address and index registers, RESET must be applied for 64 clock cycles (8 machine cycles).

TEST

TEST input. The logical state of this signal may be tested with the JCN instruction.

SYNC

SYNC output. Synchronization signal generated by the processor and set to the ROM and RAM chips. It indicates the beginning of an instruction cycle.

CM-ROM

CM-ROM output. This is the ROM selection signal sent out by the processor when data is required from program memory.

CM-RAMO - CM-RAM3

CM-RAM outputs. These are the bank selection signals for the 4002 RAM chips in the system.

\$1. \$2

Two phase clock inputs.

Vzs

Most positive voltage.

Voo

Vss -15 ±5% main supply voltage.



instruction Set Format

A. Machine Instructions

- 1 word instruction 8-bits requiring 8 clock periods (instruction cycle).
- 2 word instruction 16-bits requiring 16 clock periods (2 instruction cycles).

Each instruction is divided into two four-bit fields. The upper 4-bits is the OPR field containing the operation code. The lower 4-bits is the OPA field containing the modifier. For two word instructions, the second word contains address information or data.

The upper 4-bits (OPR) will always be fetched before the lower 4-bits (OPA) during M_1 and M_2 times respectively.




Table I. Machine Instruction Format

B. Input/Output and RAM Instructions and Accumulator Group Instructions

In these instructions (which are all single word) the OPR contains a 4-bit code which identifies either the I/O instruction or the accumulator group instruction and the OPA contains a 4-bit code which identifies the operation to be performed. Table II illustrates the contents of each 4-bit field.




Table II. I/O and Accumulator Group Instruction Formats



4004 Instruction Set BASIC INSTRUCTIONS (* = 2 Word Instructions)

Hez Cede	MMEMONIC	OPR 0, 0, 0, 0,	0 PA 0, 0, 0, 0,	DESCRIPTION OF OPERATION
00	NOP	0000	0 0 0 0	No operation.
1 .	*JCN	0 0 0 1 A, A, A, A,	C, C, C, C. A, A, A, A,	Jump to ROM address A_2 A_2 A_3 , A_4 , A_5 , A_6 , A_8 , (within the same ROM that contains this JCN instruction) if condition C_1 C_2 C_3 C_4 is true, otherwise go to the next instruction in sequence
2 ·	* FIM	0 0 1 0	R R R O 0, 0, 0, 0,	Fetch immediate (direct) from ROM Data D_2 D_3 D_2 D_3 D_4 D_5 D_6 D_6 D_7 to index register pair location RRR
3 ·	FIN	0011	RRRO	Fetch indirect from ROM. Send contents of index register pair location 0 out as an address. Data fetched is placed into register pair location RRR.
3 ·	JIN	0011	R R R 1	Jump indirect. Send contents of register pair RRR out as an address at A_τ and A_z time in the instruction cycle.
4:	, JON	0100	A, A, A, A, A, A, A, A,	Jump unconditional to ROM address A ₂ A ₃ A ₃ A ₃ A ₄ A ₇ A ₇ A ₇ A ₉ A ₈ A ₈ A ₈ A ₈ A ₈ A ₉
5 ·	*JMS	0101	A ₂ A ₂ A ₃ A ₃ A ₁ A ₁ A ₂ A ₃	Jump to subroutine ROM address A ₂ A ₃ A ₃ A ₃ A ₄ A ₇ A ₇ A ₇ A ₇ A ₈
6 -	INC	0 1 1 0	ARRA	Increment contents of register ARRR
7 ·	*152	0 1 1 1 A, A, A, A,	R R R R A, A, A, A,	Increment contents of register RRRR. Go to ROM address A,
1.	A00	1000	ARRR	Add contents of register RRRR to accumulator with carry
9.	SUB	1001	RRRR	Subtract contents of register RRRR to accumulator with borrow
A	LD	1010	RRRR	Load contents of register RRRR to accumulator
1	XCH	1011	RRRR	Exchange currents of index register RRRR and accumulator
c·	884	1 1 0 0	0000	Branch back (down 1 level in stack) and load data 0000 to accumulator.
D.	LOM	1 1 0 1	0000	Load data 0000 to accumulator
FO	CLB	1111	0000	Clear both (Accumulator and carry)
F1	CLC	1111	0001	Clear carry.
F2	IAC -	1111	0010	Increment accumulator.
F3	CMC	1111	0 0 1 1	Complement carry.
F5	RAL	1111	0101	Rotate left (Accumulator and carry)
F6	RAR	1111	0110	Rotate right. (Accumulator and carry)
F7	TCC	1111	0 1 1 1	Transmit carry to accumulator and clear carry.
FI	DAC	1111	1000	Decrement accumulator
P	TCS	1111	1001	Transfer carry subtract and clear carry
FA	STC	1111	1010	Set carry
F8	DAA	1 1 1 1	1 0 1 1	Decimal adjust accumulator
FC	KSP	1111	1 1 0 0	Keyboard process. Converts the contents of the accumulator from a one out of four code to a binary code.
FD	DCL	1111	1 1 0 1	Designate command line.



4001/4002/4008/4009/4289 INPUT/OUTPUT AND RAM INSTRUCTIONS

Hez Jode	MNEMONI	C _D ,	OPR D, D, D. D.				0PA D, D, D. D.				DESCRIPTION OF OPERATION				
2 ·	SRC				0	R	ſ	1	R	1	Send register control. Send the address (contents of index register pair RRR) to ROM and RAM at X, and X, time in the instruction cycle.				
ΕO	WRM	1	1	1	0	0	(0	0	0	Write the contents of the accumulator into the previously selected RAM main memory character				
E1	WMP	1	1	1	0	0	(0	0	1	Write the contents of the accumulator into the previously selected RAM output port (Output Lines)				
E2	WRR	1	1	1	0	0	(0	1	0	Write the contents of the accumulator into the previously selected ROM output port. (I/O Lines)				
£3	WPM	1	1	1	0	0	(0	1	1	Write the contents of the accumulator into the previously selected half byte of read/write program memory (used with 4008/4009 or 4289 only)				
E4	WRO	1	1	1	0	0	1	1	0	0	Write the contents of the accumulator into the previously selecte RAM status character 0.				
E5	WR1	1	1	1	0	0)	1	0	1	Write the contents of the accumulator into the previously selecte RAM status character 1				
E6	WR2	1	1	1	0	0		1	1	0	Write the contents of the accumulator into the previously selecter RAM status character 2.				
E7	WR3	1	1	1	0	0	1	1	1	1	Write the contents of the accumulator into the previously selected RAM status character 3				
E8	SBM	1	1	1	0	1		0	0	0	Subtract the previously selected RAM main memory character from accumulator with borrow				
E9	ROM	1	1	1	0	1		0	0	1	Read the previously selected RAM main memory character into the accumulator				
EA	ROR	1	1	1	0	1		0	1	0	Read the contents of the previously selected ROM input port into the accumulator (I/O Lines)				
EB	ADM	1	1	1	0	1		0	1	1	Add the previously selected RAM main memory character to accumulator with carry				
EÇ	RDO	1	1	1	0	1	1	1	0	0	Read the previously selected RAM status character 0 into accumulator				
ED	RD1	1	1	1	0	1		1	0	1	Read the previously selected RAM status character 1 into accumulator				
EE	RD2	1	1	1	0	1		1	1	0	Read the previously selected RAM status character 2 into accumulator				
EF	AD3	1	1	1	0	1)	1	1	1	Read the previously selected RAM status character 3 into accumulator.				



4004 Instruction Codes

Hex	Mnom	o nic	Hex	Mnem	onic		Hex	Mnomo	onic	Hex	Mnem	onic	
00	-		40	JUN	٦		80	ADD	0	CO	BBL	0	
01	-		41	JUN	- 1.		81	ADD	1	C1	88 L	1	
02	-		42	JUN			82	ADD	2	C2	BBL	2	
03	-		43	JUN			83	ADD	3	C3	88 L	3	
04 05	-		44	JUN			84	A00	4	C4	BBL	4	
06	_		45	JUN	- 1		85	ADD	5	C5	88 L	5	
07	_		46	JUN			86	ADD ADD	6 7	CS	BBL BBL	6 7	
08	_		48	JUN	1		87	ADD	8	C7	BBL BBL	8	
09	_		49	JUN			89	ADD	9	CS	BBL	9	
0A	_		4A	JUN	. 1		84	ADD	10	CA	BBL	10	
08	_		48	JUN			88	ADD	11	CB	BBL	11	
OC.	-		4C	JUN			8C	ADD	12	CC	BBL	12	
00	-		40	JUN	- 1		8D	ADD	13	CD	BBL	13	
OE.	-		4E	JUN	- 1:	Second hex	8E	ADD	14	CE	BBL	14	
0F	_		4F	JUN	L	digit is part	8F	AOD	15	CF	88 L	15	
10	JCN	CN=0	50	JMS	- [of jump	90	SUB	0	DO	LDM	0	
11	JCN	CN=1 also JNT	51	JMS	- 1	address.	91	SUB	1	01	LDM		
12	JCN	CN=2 also JC	52	JMS	- 1		92	SUB	2	02	LOM	2	
13	JCN	CN=3 CN=4 also JZ	53	JMS			93	SUB	3	03	LOM	3	
14 15	JCN	CN=4 also JZ CN=5	54 55	2ML 2ML			94	SUB SUB	4 5	04	LDM	4	
16	JCN	CN=6	56	JMS			96	SUB	6	06	LDM	5 6	
17	JCN	CN=7	57	JMS	- 1		97	SUB	7	07	LDM	7	
18	JCN	CN=8	58	JMS			98	SUB	8	08	LDM	8	
19	JCN	CN=9 also JT	59	JMS			99	SUB	9	09	LDM	9	
1A	JCN	CN=10 also JNC	5A	JMS			9A	SUB	10	DA	LDM	10	
18	JCN	CN=11	5B	JMS			98	SUB	11	DB	LDM	11	
10	JCN	CN=12 also JNZ	5C	JMS			9C	SUB	12	DC	LDM	12	
10	JCN	CN=13	50	JMS	- 1		90	SUB	13	00	LDM	13	r
16	JCN	CN=14	5E	JMS	- 1		9E	SUB	14	DE	LDM	14	
1F	JCN	CN=15	5F	JMS	۲		9F	SUB	15	DF	LDM	15	
20 21	FIM	0	60	INC	Ō		AO	LD	0	EO	WRM		
21	FIM	0	61	INC	1 2		A1 A2	LD LD	1 2	E1	WMP WRR		
23	SRC	2	63	INC	3		A3	LD	3	£3	WPM		
24	FIM	i	64	INC	ä		A4	LD	i	E4	WRO		
25	SRC	4	65	INC	5		A5	LD	5	E5	WR 1		
26	FIM	6	66	INC	6		AS	LD	6	£6	WR2		
27	SRC	6	67	INC	7		A7	LD	7	E7	WR3		
28	FIM	8	68	INC	8		AB	LD	8	E8	SBM		
29	SRC	8	69	INC	9		AS	FD.	9	E9	RDM		
2A	FIM	10	6A	INC	10		AA	LD	10	EA	RDR		
28	SRC	10	68	INC	11		AB	LD	11	EB	ADM		
2C	FIM	12	6C	INC	12		AC	FD	12	EC	RDO		
2D 2E	SRC	12 14	6D 6E	INC	13 14		AD	LD LD	13 14	ED	RD1 RD2		
2F	SRC	14	GF	INC	15		AF	LD	15	EF	RD3		
30	FIN	Õ	70	ISZ	ō		80	XCH	Ö	FO	CLB		
31	JIN	0	71	ISZ	1		81	XCH	ĺ	F1	CLC		
32	FIN	2	72	ISZ	2		82	XCH	2	FZ	IAC		
33	JIN	2	73	ISZ	3		83	XCH	3	F3	CMC		
34	FIN	4	74	ISZ	4		84	XCH	4	F4	CMA		
35	JIN	•	75	ISZ	5		85	XCH	5	F5	RAL		
36	FIN	6	76	ISZ	6		86	XCH	•	F6	RAR		
37	JIN	•	17	ISZ	7		87	XCH	7	F7	TCC		
38	FIN		78	ISZ	:		88	XCH		F8	DAC		
39	JIN		79	ISZ	9		89	XCH	9 10	F9 FA	TCS STC		
3A 38	FIN	10 10	7A 78	ISZ ISZ	10 11		BA BB	XCH	10 11	FB	DAA		
3C	FIN	12	7C	ISZ	12		BC	XCH	12	FC	KBP		
30	JIN	12	70	ISZ	13		80	XCH	13	FD	DCL		
3E	FIN	14	7E	ISZ	14		BE	XCH	14	FE	-		
3F	JIN	14	75	ISZ	15		8F	XCH	15	FF	_		
			ı										