

DEPARTMENT OF ELECTRONICS AND TELECOMMUNICATIONS

EXAM IN COURSE TFE4171 DESIGN OF DIGITAL SYSTEMS II

Contact: Donn Morrison

Tel.: 455 48 895

Examination date: June 2, 2015

Examination time (from - to): 0900-1300

Permitted support material: C-Specified printed and hand-written support material is

allowed. A specific basic calculator is allowed.

Other information: Maximum number of points per task and sub-task are given in

the text.

Maximum number of points totally: 50.

The **final grade** is calculated by the sum of points from the exercises that count 40% and the exam results which count 60%.

NB: This exam must be **passed** to pass in total. It is not sufficient that the total grade is a pass grade (E or better), the grade on the exam itself must also be E or better.

Language: English

Number of enumerated pages: 19 Additional pages in enclosures: 0

	Controlled by	y:
		_
Dato	Sign	

Intentionally left blank

Problem 1 Multiple choice (20 points)

Answer:

Answer by circling the answer alternative you believe is the correct answer. You are awarded 2 points for a correct answer and 0 points if you do not answer. If your answer is wrong or you circle more than one alternative, you will get -1 point.

than one alternative,			. II you	allsw	er is wrong or you	circle more
a) (2 p) Ideally, v	erification is cor	mplete when:				
1. Code and	l functional cove	rage reaches 100%	6.			
2. Code cov	erage reaches 10	00%.				
3. Functiona	al coverage reacl	nes 100%.				
4. When the	DUT passes 10	0% of the directed	l tests.			
Answer:	1	2	3		4	
b) (2 p) Choose the clk req grant	he assertion that	exactly matches to	ne timin	g diag	ram:	
1. assert	property(@	(posedge clk) req	->	nexttime[3]	grant);
2. assert	property(@	(posedge clk) req	->	nexttime[4]	grant);
3. assert	property(@	(posedge clk) req	=>	nexttime[4]	grant);
4. assert	property(@	(posedge clk) req	->	nexttime[*4]	grant);
Answer:	1	2	3		4	
c) (2 p) Which be					\$posedge?	
_	_	ent, \$rose return				
_	_	lean, \$rose retu				
_	_	ocks, \$rose is us		•		
4. \$posed	ge is used for si	gnals, \$rose is u	sed for o	clocks		

 Handling 	gevents from o	design code.			
2. Executin	g statements f	rom programs and	l checkers.		
3. Sampling	g values used i	n concurrent asse	rtions.		
4. Finishing	g simulation ta	sks which do not	include value cha	anges or events.	
Answer:	1	2	3	4	
e) (2 p) Which of	f the following	g SVA snippets is	equivalent to -:	> ##1?	
1. ## 0					
2. =>					
3. => 1					
4. ## <i>1</i>					
Answer:	1	2	3	4	
1. a ##1 2. a ##1	b [*1:\$] b [*5:\$] b ##1 b #	##1 c		#1 b [*5] ##	‡1 c?
2. Respect t3. Sequentia	rate behaviour for dependenc	and communication and communic	on between mod		М?

d) (2 p) In the SystemVerilog simulation engine, the *reactive region set* is responsible for:

1. sc	_semaphor	re, sc_mutex, sc_i	fifo		
2. sc	_semaphor	e, sc_event, sc_n	nutex		
3. sc	_signal, sc	_semaphore, sc_1	mutex		
4. sc	_semaphor	e, sc_mutex, sc_e	event_queue		
Answ	er:	1	2	3	4
i) (2 p) In	SystemC,	notify() and	wait() are:		
1. U	sed to start	and stop the ever	nt simulation kerr	nel.	
2. U	sed to com	municate and syn	nchronise between	n processes.	
3. V	irtual funct	ions that must be	implemented in	SC_MODULE.	
4. N	one of the	above.			
Answ	er:	1	2	3	4
j) (2 p) In	the System	nC simulation ke	rnel, elaboration	is:	
1. T	he phase w	here class destruc	ctors are executed	l.	
2. T	he phase w	here all simulatio	on processes are in	nvoked in unspeci	fied deterministic order
3. T	he phase w	here statements a	re executed after	sc_start().	
4. T	he phase w	here statements a	re executed prior	to sc_start()	
Answ	er:	1	2	3	4

h) (2 p) The following are SystemC primitive channels:

Problem 2 SystemVerilog Assertions (10 points)

nswer:				
strained		y controller. F randomisation		
strained				
straineo				

er:			

Problem 3 Formal Verification (10 points)

a) (4 p) Figure 3 shows the finite state machine (FSM) model of a bus unit. We would like to prove that the unit only enables a data transfer after it has requested the transfer from an arbiter (not shown) and has received an acknowledge. The following property is written:

```
at t+2: transfer = 1
    during[t, t+2]: reset = 0

Prove:

at t: request = 1
    at t+1: acknowledge = 1

acknowledge
    reset

Bus
Unit
    request
transfer
```

Figure 1: System under verification

Draw the block diagram of a model that can be used to prove this property by satisfiability solving.

The block diagram must show an appropriate unrolling of the FSM and the Boolean function which is checked for satisfiability. If the function you created is unsatisfiable, what does it mean for the validity of the considered property?

Answer:		

b) (6 p) An Interval Property Checker is used to check the following three properties on a design represented by the FSM of Figure b with state vector s = (p, q, r, u). In the state diagram no inputs and outputs of the FSM are shown since they are not relevant for the following properties.

```
Property 1
Assume:
        at t: p = 1
Prove:
        at t+1: q = 1
Property 2
Assume:
       at t: p . q = 1
Prove:
       at t+1: q = 1
Property 3
Assume:
        at t: q = 1
Prove:
        at t+1: q = 1
or at t+2: q = 1
```





Figure 2: FSM with state vector $\underline{s} = (p, q, r, u)$

Hint: in the state diagram of Figure b, for your convenience when answering the following questions, label the states in which p holds with 'p' and the states in which q holds with 'q'.
1) Which of the above properties hold in the design?
Explain your answer for each of the properties and provide a counter example in case the property fails.
Answer:
2) An IPC checker is used to prove the properties. It unrolls the FSM for the considered time interval and maps property checking to Boolean satisfiability checking. No invariant is
used that restricts the state space. Which of the properties are proved to hold by the property checker?
Explain your answer for each of the properties and provide a counter example in case the property fails.
Answer:

3) As in 2) but the property is strengthened with the invariant $\neg p + q$. Which of the properties are now proved to hold by the property checker?
Explain your answer for each of the properties and provide a counter example in case the property fails.
Answer:

c) (6 p) Consider the following FSM for tracking of an error level:



The machine has three inputs:

- reset_i An asynchronous reset that takes the machine to the initial state E0
- error_i An input from external error detection logic; asserted when an error has occurred.
- restart i An input to take the machine out of the burst error state F.
- The FSM is a Moore machine with three outputs (not shown in the state transition graph above):
- correct_o Asserted only in state E1; indicates that a first error occurred which is to be corrected.
- dismiss_o Asserted only in state E2; indicates that a second error occurred and that the data should be dismissed.
- fatal_o Asserted only in state F; indicates that a burst of three or more errors occurred.

The FSM states represent four levels of error: E0, E1, E2, and F. Whenever the error_i input is asserted the machine moves to the next error level. Whenever the error_i input is deasserted the machine goes back to error level E0, except for when the FSM is in the "fatal" state F. Once the machine reaches this state, it will remain there until the input restart_i is asserted.

The following SVA module for formal property checking has been written (so far). Note that there is no representation of the internal state variables of the design. Properties are written solely in terms of the parameters of the SVA module, i.e., the inputs and outputs of the design.

```
module errortracker_properties(clk, reset,
    error_i, restart_i, correct_o, dismiss_o, fatal_o);
2
    input logic clk;
4
    input logic reset;
    input logic error_i;
6
    input logic restart_i;
    input logic correct_o;
9
    input logic dismiss_o;
10
    input logic fatal_o;
11
12
13
    sequence reset_sequence;
14
      reset == 1'b1;
15
    endsequence
16
17
    property p_reset;
18
             reset_sequence |=> ready;
19
    endproperty
20
21
    sequence ready;
             // Your solution to question 1 goes here.
// This sequence matches whenever the FSM is in state E0.
22
23
24
    endsequence;
25
26
    property p_single_error;
27
             ready
28
             ##0 error_i
29
             ##1 !error_i
             implies
30
31
             ##1 correct_o && !dismiss_o && !fatal_o
32
             ##1 ready;
33
    endproperty;
35
    property p_double_error;
36
             ready
37
             ##0 error_i
             ##1 error_i
38
39
             ##1 !error_i
40
             implies
41
             ##1 correct_o && !dismiss_o && !fatal_o
42
             ##1 !correct_o && dismiss_o && !fatal_o
43
             ##1 ready;
44
    endproperty;
45
    property p_burst_error;
    // Your solution to question 3 goes here
46
47
    endproperty;
48
49
50
    // The following property is considered in question 2.
    property p_lock_burst_error;
51
52
            fatal_o |=> fatal_o;
    endproperty;
53
54
55
    property p_restart;
             fatal_o && restart_i |=> ready;
56
57
    endproperty;
58
    a_reset: assert property (@(posedge clk) p_reset);
59
    a_single_error: assert property (@(posedge clk) disable iff(reset) p_single_error);
60
    a_double_error: assert property (@(posedge clk) disable iff(reset) p_double_error);
a_burst_error: assert property (@(posedge clk) disable iff(reset) p_burst_error);
61
62
    a_lock_burst_error: assert property (@(posedge clk) disable iff(reset) p_lock_burst_error);
63
    a_lock_restart: assert property (@(posedge clk) disable iff(reset) p_restart);
64
65
66
    endmodule
67
    bind errortracker errortracker_properties inst1_errortracker(.*);
68
```

1) Write the properties of you cannot u	the verificati	on mod	ule. l	[t ma	tches			•		-					
Answer:															
2) The proper there. When terexample is	checked by returned:		perty		eker, t	he v		catio	n fai		d th	e fo		ng c	
- clk 0			t##-3		t#:	‡-2 		t##	-1		t##) _		t##1	
error_i 0 restart_i 1 reset 0									_						
state s fatal o 1	e0 e0 e0 e0	eO eO e	0 e0	(el e	l el e	1 (e2	e2	e2 e2	\f_	f f	f	XeO	e0 e0	e0	e0
What is the p	oroblem?														
Write a corre		of the p	ropei	ty.											
Answer:		-	-	•											

3) Write the body of property p_burst_error. This property verifies the input/output behavior of the design for the following operation: The design begins in state E0, and three consecutive errors occur.
Answer:
4) Considering all properties: Is the complete design behavior of the design verified by th property suite, i.e., would a formal completeness check succeed? Explain your answer. Answer:

nswer:						
multim each ei	edia process nd of each co	k diagram for a ing cores, a DR nnection with a king, master, sla	RAM controller suitable port s	and some amo	unt of on-chip	SRAM. N
multim each ei blockii	edia process nd of each co	ing cores, a DR	RAM controller suitable port s	and some amo	unt of on-chip	SRAM. N
multim each ei blockii	edia process nd of each co	ing cores, a DR nnection with a	RAM controller suitable port s	and some amo	unt of on-chip	SRAM. N
multim each ei blockii	edia process nd of each co	ing cores, a DR nnection with a	RAM controller suitable port s	and some amo	unt of on-chip	SRAM. N
multim each ei blockii	edia process nd of each co	ing cores, a DR nnection with a	RAM controller suitable port s	and some amo	unt of on-chip	SRAM. N
multim each ei	edia process nd of each co	ing cores, a DR nnection with a	RAM controller suitable port s	and some amo	unt of on-chip	SRAM. N

c) (4 p) Example 1 shows example SystemC code. Show the result of the simulation (duration 10 ns), and briefly explain the result.

```
#include <systemc.h>
#include <iostream>
using std::cout;
using std::endl;
char* simulation_name = "clock_gen";
SC_MODULE(clock_gen) {
  sc_port < sc_signal_out_if < bool> > clk1_p;
  sc_export < sc_signal_in_if < bool > clk2_p;
  sc_clock clk1;
  sc_clock clk2;
  SC\_CTOR(clock\_gen)
  : clk1("clk1",4,SC_NS)
, clk2("clk2",6,SC_NS)
    SC_METHOD(clk1_method);
    sensitive << clk1;</pre>
    c1k2_p(c1k2);
  void clk1_method() {
    clk1_p -> write (clk1);
SC_MODULE( monitor ) {
  sc_in < bool > clk1_p;
  sc_in < bool > clk2_p;
  SC_CTOR(monitor) {
    SC_METHOD(clk1_method);
    sensitive << clk1_p;
    SC_METHOD(c1k2_method);
```

```
sensitive << clk2_p;
 void clk1_method() {
   << " at " << sc_time_stamp() << endl
 void clk2_method() {
   << " at " << sc_time_stamp() << endl</pre>
           ;
};
int sc_main(int argc, char* argv[]) {
 sc_set_time_resolution(1,SC_PS);
 sc_set_default_time_unit(1,SC_NS);
 sc_signal <bool> clk1;
 clock_gen clock_gen_i("clock_gen_i");
 clock_gen_i.clk1_p(clk1);
 monitor monitor_i("monitor_i");
 monitor_i.clk1_p(clk1);
 monitor_i.clk2_p(clock_gen_i.clk2_p);
 cout << "INFO: Simulating "<<
    simulation_name << endl;
 sc_start(10,SC_NS);
 return 0;
```

Example 1

Answer:



SystemC Quickreference Card

For Training: www.Transfer.nl

email: Training@Transfer.nl



sc main

```
#include "systemc.h"
// include module declarations
 int sc_main(int argc, char *agv[ ])
```

Clock syntax

```
sc_clock clock_name ("name", period, duty_cycle, start_time, positive_first );
name: name type: char"
period: clock period type: variable of type sc_time or constant of type uint64
duty_cycle: clock duty_cycle type: double default value: 0.5
start_time: constant of type uint64

constant of type uint64
                                                                                                                                      type: bool default value: true
                                                                   first edge positive
```

Clock object methods:

clock_name.name()
clock_name.period()
clock_name.duty_cycle()
clock_name.pos()
clock_name.neg()

returns the "name" returns the clock period returns the clock but y cycle Gives a reference to the positive edge of clk usage: sensitive << clock, name.pos() Gives a reference to the negative edge of clk usage: sensitive << clock, name.neg()

Clock functions

sc_start()	Generate the waveforms for all sc_clock object
sc_stop()	Stops simulations
sc_time_stamp()	Returns the current simulation time as sc_time
sc_simulation_time()	Returns the current simulation time as double

Data Types

Scalar

```
sc_int<length> variable_name, variable_name, ...;
sc_uint<length> variable_name, variable_name, ...;
sc_bigint<length> variable_name, variable_name, ...;
sc_biguint<length> variable_name, variable_name, ...
sc_biguint-dength» variable_name, variable_name, ...;

#dength; specifies the number of elements in the array.

#Rightmost is LSB(0), Leftmost is MSB (length-1).

*Sc_bit variable_name, variable_name, ...;

#EX-values: '0', '1'

*Sc_bv-length> variable_name, variable_name, ...;

#EX-values: '0', '1'. More than one bit represented by "0011'.

*Sc_logic variable_name, variable_name, ...;

#EX-values: '0', '1'. X', 'Z'

*Sc_lv-length> variable_name, variable_name, ...;

#EX-length> variable_name, variable_name, ...;
```

Fixedpoint

```
sc_fixed-wl, iwl, q_mode, o_mode, n_bits> object_name, object_name, ...;
sc_ufixed-wl, iwl, q_mode, o_mode, n_bits> object_name, object_name, ...;
sc_fixed_fast-wl, iwl, q_mode, o_mode, n_bits> object_name, object_name, :;
sc_ufixed_fast-wl, iwl, q_mode, o_mode, n_bits> object_name, object_name, :
wi: total word length, number of bits used in the type
wi: integer word length, number of bits to held to the binary point (.)
q_mode: quantization mode
o_mode: overflow mode
o_mode: overflow mode
sc_fix object_name (list of options);
sc_fix object_name (list of options);
sc_ufix object_name (list of options);
sc_ufix object_name (list of options);
sc_ufix fast object_name (list of options);
```

q_mode: SC_RND, SC_RND_ZERO, SC_RND_MIN_INF, SC_RND_INF, SC_RND_CONV, SC_TRN, SC_TRN, ZERO o_mode: SC_SAT, SC_SAT_ZERO, SC_SAT_SYM, SC_WRAP, SC_WRAP_SM **Data Operations/Functions**

Type	sc_bit	sc_bc	sc_int, sc_uint	sc_fixed,
	sc_bc	sc_lv	sc_bigint,	sc_ufixed, sc_fix,
Operation	sc_lv		sc_biguint	sc_ufix
Bitwise	~&^	~ & ^ << >>	~ & ^ << >>	~ & ^
Arithmetic			+ - * / %	+ - * / % >> <<
Logical				
Equality	!-	!-	!-	== !=
Relational			> < <= >=	
Assignment	= &= =	= &= = ^=	= += -= *= /=	= += -= *= /= %=
-	^=		%= &= = ^=	&= = ^=
Increment			++	++
Decrement				
Arithmetic if				
Concatenation	,	,	,	,
Bitselect		[x]	[x]	
Partselect		range()	range()	
Reduction		and_reduce		
		or_reduce		
		xor_reduce		

Channels

Name	Methods
sc_signal	read(), write(), event()
sc_signal_rv	read(), event(), write()
For vectors,, allows mult	iple writers
sc_signal_resolved	read(), event(), write()
For non vectors, allows r	nultiple writers
sc_fifo	read(), nb_read(), num_available(), write(), nb_write(), num_free()
Point to point communic	ation, one reader, one writer per fifo
sc_mutex	kind(), lock(), trylock(), unlock()
Multipoint communicatio	n, only one writer/reader at the time
sc semaphore	kind(), wait(), trywait(), get_value(), post()
Limited concurrent acces sc_buffer	ss, specify number of concurrent users kind()
Like sc. signal, value, ch	ange_event() and default_event() are triggered on each write

Syntax: SC_MODULE (module_name) {
// ports
sc_in_rv <n> port_name, port_name,;</n>
<pre>sc_out_rv<n> port_name, port_name,;</n></pre>
sc_inout_rv <n> port_name, port_name,;</n>
sc_signal_rv <n> signal_name,signal_name,.;</n>
// rest of module
}; // N is the number of bits
// Every hit can have either a 0 1 X or 7 value

sc signal channel methods

read()	retunrs value of signal or port
write()	assigns value to signal or port
event()	returns true or false if event on signal or po
default_event()	any change of value
value_changed_event()	any change of value
posedge()	returns true if 0 -> 1 transition
negedge()	returns true if 1 -> 0 transition

Modules

SC_MC	DULE(module_name) {
	dule port declarations
	al variable declarations
	a variable declarations
	cess declarations
	er method declarations
	dule instantiations
// prod // mod	OR(module_name){
void me	mentation file pdule_name::process_or_method_name() pcess implementation ::THREAD and SC_CTHREAD has iletrue) loop

Transfer Goorseweg 5 TRANSFER 7475 BB Markelo Tel +31 547 367 367

SystemC Quickreference Card



email: Training@Transfer.nl



Scalar Syntax: SC_MODULE(module_name) {

```
// ports
sc. in-port. types port_name, port_name,...;
sc. out-port_types port_name, port_name,...;
sc. jout-port_types port_name, port_name,...;
sc. port-channel_type-port_types. connections > port_name, port_name,...;
sc. port-channel_type-port_types.
sc. port-channel_type-port_types.
sc. port-channel_type-port_types.
sc. port-channel_types.
sc. port-channel_type-port_types.
sc. port-channel_type-port_types.
sc. port-channel_type-port_name,...
sc. p
        // signals
sc_signal<signal_type> signal_name, signal_name, ...;
    // variables
type variable_name, variable_name...;
// rest of module};
        Array Syntax:
```

```
SC_MODULE ( module_name) {
    ports control types port_name[size], port_name[size], ...;
sc_out-port_types port_name[size], port_name[size], ...;
sc_inout-port_types port_name[size], port_name[size], ...;
sc_inout-port_types port_name[size], port_name[size], ...;
sc_port-channel_type cont_types, connections >port_name[size], port_name[size], ...;
sc_port-channel_type cont_types, connections >port_name[size], port_name[size], ...;
sc_port-channel_type <port_types, connections >port_name[size], port_name[size], ...;
signals
// ysignals
sc_signal
signal name [size], signal name [size], ...
// variables
type variable_name[size], variable_name[size],...;;

// rest of module
}:
```

Module inheritance

```
SC_MODULE( base_module )
// constructor
SC_CTOR( base_module )
   class derived_module : public base_module
{
// process(es)
   void proc_a(); 
SC_HAS_PROCESS( derived_module );
// parameter(s)
int some_parameter,
// constructor
derived_module( sc_module_name name_, int some_value )
- base_module( name_), some_parameter( some_value )
   SC_THREAD( proc_a );
```

Processes

```
// Header file
SC_MODULE(module_name) {
  // module port declarations
// signal variable declarations
// data variable declarations
// process declarations
   void process_name_A();
void process_name_B();
void process_name_C();
// other method declarations
 // module instantiations
SC_CTOR(module_name){
// process registration
SC_METHOD(process_name_A);
  // Sensitivity list
SC_THREAD(process_name_B);
SC_THREAD(process_nemc_r),
Sensitivity is Sensitivity in English (Sc_CTHREAD(process_name_c, clock_edge_reference);
//clock_name.neg()
//global watching registration
// no sensitivity list
// module instantiations & port connection declarations
```

Sensitivity list

DEFISITIVITY IIST
ensitive to any change on port(s) or signal(s)
sensitive (port_or_signal)
sensitive < port_or_signal <<port_or_signal ...;
ensitive to the positive edge of boolean port(s) or signal(s)
sensitive_pos(port_or_signal)
sensitive_pos(port_or_signal) <<port_or_signal ...;
ensitive_pos(port_or_signal) <<port_or_signal ...;
ensitive_pos(port_or_signal)
sensitive_neger(port_or_signal)
sensitive_neger(port_or_signal)
sensitive_neger(port_or_signal)

Module instantiation

```
W Header file

SC MODULE(module_name) {
    // module port declarations
    // signal variable declarations
    // signal variable declarations
    // process declarations
    // process declarations
    // other method declarations
    module_name_A instance_name_A; // module instantiation.
    module_name_N instance_name_N; // module instantiation.
 SC_CTOR(module_name):
instance_name_A("name_A"),
instance_name_N("name_N")
 // by name port binding
", by manie port binding instance, name_A.port_*!(signal_or_port); "by order port binding instance, name_Misignal_or_port, signal_or_port,...); "process registration & declarations of sensitivity lists "global watching registration".
```

Style 2

```
// Header file
SC_MODULE(module_name) {
  // module port declarations
  // signal variable declarations
  // data variable declarations
          // process declarations
// process decarations
// other method declarations
module_name_A 'instance_name_A; // module instantiation.
module_name_N 'instance_name_N; // module instantiation
SC_CTOR(module_name)
  (
instance_name_A = new module_name_A("name_A"),
instance_name_N = new module_name_N("name_N")
instance_name_A->port_1(signal_or_port);
instance_name_A->port_2(signal_or_port),
instance_name_N()(signal_or_port, signal_or_port,
)/ process registration & declarations of sensitivity) lists
 // global watching registration
```

Watching

```
"Header file

SC. MODULE(module_name) {

// module port declarations
// signal variable declarations
// data variable declarations
// data variable declarations
// process_name().// other method declarations
void process_name().// other method declarations
// module instantiations
SC. CTOR(module_name){
SC._CTHREAD(process_name, clock_edge_reference // global watching registration
watching (reset.delayed() == 1); // delayed() method required
    Event
    sc_event my_event; // event
sc_time t_zero (0,sc_ns);
sc_time t(10, sc_ms); // variable t of type sc_time
    my_event.notify();
notify(my_event);

Delayed:
my_event.notify(t_zero);
notify(t_zero, my_event);

// next delta cycle
           my_event.notify(t); // 10 ms delay
notify(t, my_event); // 10 ms delay
    Dynamic sensitivity
```

```
wait for an event in a list of events:
wait(e1):
     wait(e1);
wait(e1 | e2 | e3);
wait( e1 & e2 & e3);
wait (200, sc_ns, e1 | e2 | e3);
wait for number of clock cycles:
wait (200); // wait for 200 clock cycles, only for SC_CTHREAD
wait for one delta cycle:
      wait( 0, sc_ns ); // wait one delta cycle.
wait( SC_ZERO_TIME ); // wait one delta cycle
```