

Contact:

Magnus Jahre (952 22 309)

TDT4258 MICROCONTROLLER SYSTEM DESIGN TEST

Tuesday 12. April Time: 12:30 – 14:00 ENGLISH

Allowed Aids:

D

No written or handwritten examination support materials are permitted.

A specified, simple calculator is permitted.

Use the provided space to answer the problems. If you need more space, an extra answer box is available on the last page of the test. The test accounts for 40% of the final grade, and the provided points show the maximal number of points that can be achieved on each assignment. Read the problem texts throughly.

Problem 1 Multiple Choice (20 points)

Answer by circling the answer alternative you believe is the correct answer. You are awarded 2.5 points for a correct answer and 0 points if you do not answer. If your answer is wrong or you circle more than one alternative, you will get -1 points.




Figure 1: High-Level Architecture

- **a)** (2.5 p) Which of the below statements is correct given the high-level system architecture in Figure 1?
 - 1. The figure shows a typical accumulator architecture
 - 2. The figure shows a typical Von Neumann architecture
 - 3. The figure shows a typical Harvard architecture
 - 4. The figure shows a typical Bauhaus architecture

Answer: 1 2 3 4

- **b)** (2.5 p) In which stage of a design process is a block diagram a good level of abstraction?
 - 1. Requirements
 - 2. Specification
 - 3. Architecture
 - 4. System Integration

Answer: 1 2 3 4

c)	(2.5 p) If a	microcontrolle	r has memory mapp	ed I/O, it means	that:		
		. Each I/O controller has a set of registers and each register is mapped on a specific address in the processor's address space					
2. Device specific instructions are used to read and to write to I/O devices							
3. Each I/O device is represented as a file in the /dev folder							
	4. CPU saves the state of its parts and jumps to an interrupt routine whenever a signal fan I/O device is received						
	Answer:	1	2	3	4		
d)	(2.5 p) A de	evice driver is:					
		•	* *		device that providently of how the device		
	-	plication that rule the I/O device	-	e and uses speci	fic built-in kernel sys	tem calls to	
	-	cial file in the /c	-	resented by a m	ajor and minor numb	er, uniquely	
	4. A device that is used to combine several interrupt sources onto one CPU pin						
	Answer:	1	2	3	4		
e)	(2.5 p) Whi	ch of the follow	ving statements abo	out memory mar	agement is <i>not</i> corre	ct?	
		rtual to physicant Unit (MMU		n is commonly	carried out by the Me	emory Man	
	2. Paged memory management uses fixed size memory blocks						
		nslation Lookas anagement	side Buffer (TLB) c	an be used with	both paged and segm	ented mem	
	4. Segmented memory management suffer from internal fragmentation						
	Answer:	1	2	3	4		

- f) (2.5 p) Which of the following statements about I/O is *not* correct?
 - 1. Polling and Busy-Wait I/O are different names for the same technique
 - 2. When an interrupt is handled, it is necessary to save all CPU state
 - 3. Interrupt priorities are orthogonal to interrupt vectors
 - 4. A vectorized interrupt is implemented by storing a pointer to a handler function in an interrupt vector table

Answer: 1 2 3 4




Figure 2: Interrupt Sequence Diagram

- g) (2.5 p) Which of the statements below are *not* correct given the information in Figure 2?
 - 1. A has a higher priority than B
 - 2. B has a higher priority than C
 - 3. C has a lower priority than A
 - 4. C has a lower priority than B

Answer: 1 2 3 4

- **h)** (2.5 p) Which statement regarding multitasking is *not* correct?
 - 1. Cooperative multitasking depends on the process actively yielding the CPU
 - 2. Cooperative multitasking cannot support process priorities
 - 3. Preemptive multitasking cannot be implemented without interrupts
 - 4. Preemptive multitasking is more robust to programming errors than cooperative multitasking

Answer:	1	2	3	4
---------	---	---	---	---

Problem 2 Program Optimization (10 points)

```
#define INDEX(i,j,n) ((n*i)+j)

void copy(int* x, int* y, int A) {
   int i=0;
   int j=0;
   for(i=0;i<A;i++) {
      for(j=0;j<A;j++) {
        if(j > 0) {
            x[INDEX(i,j,A)] = y[INDEX(i,j,A)];
      }
      else {
            x[INDEX(i,j,A)] = 0;
      }
   }
}
```

a) (5 p) Draw the control-dataflow graph (CDFG) for the procedure *copy*.

Student Number:

Answer:

Answer:				
	ocessor-Based S			
(5 p) Draw a	ocessor-Based S		DRAM main	memory.
			DRAM main	memory.
(5 p) Draw a			DRAM main	memory.
(5 p) Draw a			DRAM main	memory.
(5 p) Draw a			DRAM main	memory.
(5 p) Draw a			DRAM main	memory.
(5 p) Draw a			DRAM main	memory.
(5 p) Draw a			DRAM main	memory.




Figure 3: CPU with Memory System

b)	(5 p) Figure 3 shows a high level block diagram of a processor-based system. The cache controller overhead is 1 clock cycle, the cache access time is 2 clock cycles and the main					
	memory access time is 100 clock cycles. If we assume a cache hit rate of 90%, what is the	e				
	lowest possible average memory access time for the CPU?					
	Answer:					

Additional Answer Space		
Answer:		

Do not turn over until instructed to do so!